A combinatorial congestion estimation approach with generalized detours

Computers and Mathematics with Applications

Volumn 51, Issue 6-7, 2006, Pages 1113-1126

  He, Fei ^a   Song, Xiaoyu ^b   Gu, Ming ^a   Cheng, Lerong ^c   Yang, Guowu ^b   Tang, Zhiwei ^b   Sun, Jiaguang ^a  

^a TSINGHUA UNIVERSITY   (China)

^b Portland State University   (United States)

^c Los Angeles   (United States)

Author keywords

Congestion estimation; Probabilistic methods; Routing

Indexed keywords

CONSTRAINT THEORY; INTEGRATED CIRCUIT LAYOUT; PROBABILISTIC LOGICS; ROUTERS; VLSI CIRCUITS;

CONGESTION ESTIMATION; CONGESTION REGIONS; PROBABILISTIC METHODS; ROUTING;

COMBINATORIAL MATHEMATICS;

EID: 33745952411     PISSN: 08981221     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.camwa.2005.05.013     Document Type: Article

References (12)

1. Cheng C.L.E. RISA: Accurate and efficient placement routability modeling. Proc. Int. Conf. Computer-Aided Design. June (1994) 690-695
2. Wang M., and Sarrafzadeh M. On the behavior of congestion minimization during placement. Proc. Int. Symp. Physical Design. April (1999) 145-150
3. Tsay R.S., Chang S.C., and Thorvaldson J. Early wireability checking and 2-D congestion-driven circuit placement. Proc. Fifth Annu. IEEE Int. ASIC Conf. and Exhibit. Sept. (1992) 50-53
4. Parakh P.N., Brown R.B., and Sakallah K.A. Congestion driven quadratic placement. Proc. 35th Design Automation Conf. June (1998) 275-278
5. El Gamal A.A. Two-dimensional stochastic model for interconnections in master slice integrated circuits. IEEE Trans. Circuit and Systems 28 2 (1981) 127-138
6. El Gamal A.A., and Syed Z.A. A stochastic model for interconnections in custom integrated circuits. IEEE Trans. Circuit and Systems 28 9 (1981) 888-894
7. Lou J., Thakur S., Krishnamoorthy S., and Sheng H.S. Estimating routing congestion using probabilitic analysis. IEEE Trans. Computer-Aided Design 21 1 (2002) 32-41
8. Cheng L., Song X., et al. A fast congestion estimator for routing with bounded detours. IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC). January (2004)
9. Cheng L., Hung W., Yang G., and Song X. Congestion estimation for 3D circuit architectures. IEEE Transactions on Circuits and Systems II (2004)
10. UCLA, http://www.ece.ucsb.edu/-kastner/labyrinth/.
11. Hall M. Combinatorial Theory. Second Edition (1986), John Wiley and Sons, New York
12. Percy M., and Macmahon A. Combinatory Analysis (1960), Chelsea, New York