A compact FPGA implementation of the hash function whirlpool

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2006, Pages 159-166

  Pramstaller, Norbert ^a   Rechberger, Christian ^a   Rijmen, Vincent ^a  

^a GRAZ UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

Compact hardware implementation; FPGA; Hash function; Whirlpool

Indexed keywords

CODES (STANDARDS); COMPUTER HARDWARE; CRYPTOGRAPHY; FIELD PROGRAMMABLE GATE ARRAYS; RANDOM ACCESS STORAGE; STANDARDIZATION;

COMPACT HARDWARE IMPLEMENTATION; HARDWARE RESOURCES; HASH FUNCTION; WHIRLPOOL;

FUNCTION EVALUATION;

EID: 33745866296     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1117201.1117225     Document Type: Conference Paper

References (24)

1. R. Anderson and E. Biham. Tiger: A Fast New Hash Function, http://www.cs.technion.ac.il/biham/-Reports/Tiger/tiger/tiger.html
2. ARM Limited. AMBA 2.0 Specification. http://www.arm.com/armtech/.
3. P. S.L.M. Baretto and V. Rijmen. The Whirlpool Hashing Function, 2000, revised in May 2003. http://paginas.terra.com.br/informatica/-paulobarreto/WhirlpoolPage.html.
4. H. Dobbertin, A. Bosselaers, and B. Preneel. RIPEMD-160: A strengthened version of RIPEMD. In Proceedings of Fast Software Encryption '96, volume 1039 of LNCS, pages 71-82. Springer, 1996.
5. M. Feldhofer, J. Wolkerstorfer, and V. Rijmen. AES Implementation on a Grain of Sand. In IEE Proceedings on Information Security, to appear.
6. P. Chodowiec and K. Gaj. Very Compact FPGA Implementation of the AES Algorithm. In Proceedings of CHES 2003, volume 2779 of LNCS, pages 319-333. Springer, 2003.
7. A. Hodjat, D. Hwang, B.-C. Lai, K. Tiri, and I. Verbauwhede. A 3.84 Gbits/s AES crypto coprocessor with modes of operation in a 0.18 μm CMOS technology. In Proceedings of ACM Great Lakes Symposium on VLSI, pages 60-63. ACM, 2005.
8. International Organization for Standardization. ISO/IEC 10118-3:2003. http://www.ncits.org/ref-docs/FDIS.10118-3.pdf
9. P. Kitsos and O. Koufopavlou. Efficient Architecture and Hardware Implementation of the Whirlpool Hash Function, IEEE Transactions on Consumer Electronics, 50(1):208-213, 2004.
10. S. Mangard, M. Aigner, and S. Dominikus. A Highly Regular and Scalable AES Hardware Architecture, IEEE Transactions on Computers, 52(4):483-491, 2003.
11. A. J. Menezes, P. C. van Oorschot, and S. A. Vanstone. Handbook of Applied Cryptography. CRC Press, 1997. Available online at http://www.cacr.math.uwaterloo.ca/hac/.
12. NESSIE. New European Schemes for Signatures, Integrity, and Encryption. IST-1999-12324. http://cryptonessie.org/
13. National Institute of Standards and Technology (NIST). FIPS-197: Advanced Encryption Standard, November 2001. Available online at http://www.itl.nist.gov/fipspubs/.
14. National Institute of Standards and Technology (NIST). FIPS-180-2: Secure Hash Standard, August 2002. Available online at http://www.itl.nist.gov/fipspubs/.
15. N. Pramstaller and J. Wolkerstorfer. A Universal and Efficient AES Co-processor for Field Programmable Logic Arrays. In Proceedings of FPL 2004, volume 3203 of LNCS, pages 565-574, Springer, 2004.
16. B. Preneel. Analysis and design of cryptographic hash functions. PhD thesis, Katholieke Universiteit Leuven, 1993.
17. R.L. Rivest. The MD4 Message Digest Algorithm. Internet RFC 1320 (April 1992).
18. R.L. Rivest. The MD5 Message Digest Algorithm. Internet RFC 1321 (April 1992).
19. G. Rouvroy, F.-X. Standaert, J.-J. Quisquater, and J.-D. Legat. Compact and Efficient Encryption/Decryption Module for FPGA Implementation of the AES Rijndael Very Well Suited for Small Embedded Applications. In Proceedings of ITCC 2004, pages 583-587. IEEE Computer Society, 2004.
20. A. Satoh, S. Morioka, K. Takano, and S. Munetoh. A Compact Rijndael Hardware Architecture with S-Box Optimization. In Proceedings of ASIA CRYPT 2001, volume 2248 of LNCS, pages 239-254. Springer, 2001.
21. F.-X. Standaert, G. Rouvroy, J.-J. Quisquater, and J.-D, Legat. Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs. In Proceedings of CHES 2003, volume 2779 of LNCS, pages 334-350. Springer, 2003.
22. X. Wang and H. Yu. How to Break MD5 and Other Hash Functions. In Proceedings of EUROCRYPT 2005. volume 3494 of LNCS, pages 19-35. Springer, 2005.
23. X. Wang, Y. L. Yin, and H. Yu. Finding Collisions in the Full SHA-1. In Proceedings of CRYPTO 2005, volume 3621 of LNCS, pages 17-36. Springer, 2005.
24. Xilinx Incorporated. Silicon Solutions -Virtex Series FPGAs. http://www.xilinx.com/products/.