An image filtering processor for face/object recognition using merged/ mixed analog-digital architecture

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn 2005, Issue , 2005, Pages 220-223

  Korekado, Keisuke ^a   Morie, Takashi ^a   Nomura, Osamu ^a,b   Nakano, Teppei ^a   Matsugu, Masakazu ^b   Iwata, Atsushi ^c  

^a KYUSHU INSTITUTE OF TECHNOLOGY   (Japan)

^b CANON INC   (Japan)

^c HIROSHIMA UNIVERSITY   (Japan)

Author keywords

Convolutional neural network; Image filter; Mixed merged analog digital and face object recognition

Indexed keywords

CMOS INTEGRATED CIRCUITS; FACE RECOGNITION; LSI CIRCUITS; NEURAL NETWORKS; OBJECT RECOGNITION; SIGNAL FILTERING AND PREDICTION;

CONVOLUTIONAL NEURAL NETWORK; IMAGE FILTER; MIXED/MERGED ANALOG-DIGITAL AND FACE/OBJECT RECOGNITION; POWER CONSUMPTION;

IMAGE PROCESSING;

EID: 33745155806     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSIC.2005.1469371     Document Type: Conference Paper

References (6)

1. K. Ito, M. Ogawa, and T. Shibata, "A Variable-Kernel Flash-Convolution Image Filtering Processor," in IEEE Int. Solid-State Circuits Conf. Dig., pp. 470-471, 2003.
2. S. Kyo, T. Koga, S. Okazaki, R. Uchida, S. Yoshimoto, and I. Kuroda, "A 51.2GOPS Scalable Video Recognition Processor for Intelligent Cruise Control Based on a Linear Array of 128 4-Way VLIW Processing Elements," in IEEE Int. Solid-State Circuits Conf. Dig., pp. 48-49, 2003.
3. K. Fukushima and S. Miyake, "Neocognitron: A New Algorithm for Pattern Recognition Tolerant of Deformations and Shifts in Position," Pattern Recognition, vol. 15, pp. 455-469, 1982.
4. M. Matsugu, K. Mori, M. Ishii, and Y. Mitarai, "Convolutional Spiking Neural Network Model for Robust Face Detection," in Proc. Int. Conf. on Neural Information Processing (ICONIP), pp. 660-664, 2002.
5. M. Nagata, J. Funakoshi, and A. Iwata, "A PWM Signal Processing Core Circuit Based on a Switched Current Integration Technique," IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 53-60, 1998.
6. K. Korekado, T. Morie, O. Nomura, H. Ando, T. Nakano, M. Matsugu, and A. Iwata, "A Convolutional Neural Network VLSI for Image Recognition Using Merged/Mixed Analog-Digital Architecture," in Int. Conf. on Knowledge-Based Intelligent Information and Engineering Systems (KES), volume II, pp. 169-176, 2003.