메뉴 건너뛰기




Volumn 45, Issue 1, 2006, Pages 77-96

Design and implementation of a fast digital fuzzy logic controller using FPGA technology

Author keywords

Digital fuzzy logic controller; Odd even method; Place and route; Register transfer level; Synthesis; Very high speed hardware description language

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; CONTROL EQUIPMENT; FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL MODELS; PARAMETER ESTIMATION;

EID: 33744923665     PISSN: 09210296     EISSN: 15730409     Source Type: Journal    
DOI: 10.1007/s10846-005-9016-2     Document Type: Article
Times cited : (44)

References (15)
  • 1
    • 34248666540 scopus 로고
    • Fuzzy sets
    • Zadeh, L. A.: Fuzzy sets, Inf. Control 8 (1965), 338-353.
    • (1965) Inf. Control , vol.8 , pp. 338-353
    • Zadeh, L.A.1
  • 3
    • 0021892282 scopus 로고
    • Fuzzy identification of systems and its application to modeling and control
    • Takagi, T. and Sugeno, M.: Fuzzy identification of systems and its application to modeling and control, IEEE Trans. Syst. Man Cybern. 20(2) (1985), 116-132.
    • (1985) IEEE Trans. Syst. Man Cybern. , vol.20 , Issue.2 , pp. 116-132
    • Takagi, T.1    Sugeno, M.2
  • 4
    • 0022698054 scopus 로고
    • A VLSI implementation of a fuzzy inference engine: Toward an expert system on a chip
    • Togai, M. and Watanabe, H.: A VLSI implementation of a fuzzy inference engine: toward an expert system on a chip, Inform. Sci. 38 (1986), 147-163.
    • (1986) Inform. Sci. , vol.38 , pp. 147-163
    • Togai, M.1    Watanabe, H.2
  • 5
    • 0025417092 scopus 로고
    • A VLSI fuzzy logic controller with reconfigurable, cascadable architecture
    • Apr.
    • Watanabe, H., Dettloff, W. D., and Yount, K. E.: A VLSI fuzzy logic controller with reconfigurable, cascadable architecture, IEEE J. Solid-State Circuits 25(2) (Apr. 1990), 376-382.
    • (1990) IEEE J. Solid-state Circuits , vol.25 , Issue.2 , pp. 376-382
    • Watanabe, H.1    Dettloff, W.D.2    Yount, K.E.3
  • 7
    • 0022665373 scopus 로고
    • The current mode fuzzy logic integrated circuits fabricated by the standard CMOS process
    • Feb.
    • Yamakawa, T. and Miki, T.: The current mode fuzzy logic integrated circuits fabricated by the standard CMOS process, IEEE Trans. Comput. C-35 (Feb. 1986), 161-167.
    • (1986) IEEE Trans. Comput. , vol.C-35 , pp. 161-167
    • Yamakawa, T.1    Miki, T.2
  • 8
    • 0023834347 scopus 로고
    • High speed fuzzy controller hardware system: The mega-FLIPS machine in fuzzy computing
    • M. M. Gupta and T. Yamakawa (eds.) Elsevier, Amsterdam, The Netherlands
    • Yamakawa, T.: High speed fuzzy controller hardware system: the mega-FLIPS machine in fuzzy computing, in: M. M. Gupta and T. Yamakawa (eds.), Inf. Sci. 45(1) (1988), 113-128 Elsevier, Amsterdam, The Netherlands.
    • (1988) Inf. Sci. , vol.45 , Issue.1 , pp. 113-128
    • Yamakawa, T.1
  • 9
    • 0001814267 scopus 로고    scopus 로고
    • A fast digital fuzzy processor
    • Gabrielli, A. and Gandolfi, E.: A fast digital fuzzy processor, IEEE MICRO 17 (1999), 68-79.
    • (1999) IEEE MICRO , vol.17 , pp. 68-79
    • Gabrielli, A.1    Gandolfi, E.2
  • 11
    • 0030285380 scopus 로고    scopus 로고
    • Digital fuzzy logic controller: Design and implementation
    • Nov.
    • Patyra, M. J., Grantner, J. L., and Koster, K.: Digital fuzzy logic controller: design and implementation, IEEE Trans. Fuzzy Syst. 4(4) (Nov. 1996), 439-459.
    • (1996) IEEE Trans. Fuzzy Syst. , vol.4 , Issue.4 , pp. 439-459
    • Patyra, M.J.1    Grantner, J.L.2    Koster, K.3
  • 12
    • 0030283602 scopus 로고    scopus 로고
    • A 12b general-purpose fuzzy logic controller chip
    • Nov.
    • Eichfeld, H., Künemund, T., and Menke, M.: A 12b general-purpose fuzzy logic controller chip, IEEE Trans. Fuzzy Syst. 4(4) (Nov. 1996), 460-475.
    • (1996) IEEE Trans. Fuzzy Syst. , vol.4 , Issue.4 , pp. 460-475
    • Eichfeld, H.1    Künemund, T.2    Menke, M.3
  • 13
    • 0026910647 scopus 로고
    • Fast division using accurate quotient approximations to reduce the number of iterations
    • Aug.
    • Wong, D. and Flynn, M.: Fast division using accurate quotient approximations to reduce the number of iterations, IEEE Trans. Comput. 41(8) (Aug. 1992).
    • (1992) IEEE Trans. Comput. , vol.41 , Issue.8
    • Wong, D.1    Flynn, M.2
  • 15
    • 33744940269 scopus 로고    scopus 로고
    • DS099, Dec. 24
    • Xilinx, Spartan-3 FPGA Family: Complete Data Sheet, DS099, Dec. 24, 2003.
    • (2003) Complete Data Sheet


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.