메뉴 건너뛰기




Volumn 24, Issue 3, 2006, Pages 1341-1343

Interface configuration and Fermi-level pinning of fully silicided gate and high-K dielectric stack

Author keywords

[No Author keywords available]

Indexed keywords

DIELECTRIC MATERIALS; FERMI LEVEL; INTERFACES (MATERIALS); POLYSILICON;

EID: 33744827698     PISSN: 10711023     EISSN: None     Source Type: Journal    
DOI: 10.1116/1.2198849     Document Type: Article
Times cited : (4)

References (15)
  • 15
    • 33744785336 scopus 로고    scopus 로고
    • Electron work function of each element available is on http://environmentalchemistry.com/yogi/periodic/


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.