메뉴 건너뛰기




Volumn , Issue , 2000, Pages 527-531

All digital built-in delay and crosstalk measurement for on-chip buses

Author keywords

[No Author keywords available]

Indexed keywords

ALL DIGITAL; DELAY FAULTS; DIAGNOSIS PROCEDURE; HARDWARE OVERHEADS; MEASUREMENT METHODOLOGY; ON-CHIP BUS; SPICE SIMULATIONS;

EID: 33744458086     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2000.840836     Document Type: Conference Paper
Times cited : (23)

References (8)
  • 1
    • 0029521759 scopus 로고
    • Interconnect capacitance, crosstalk, and signal delay in vertically integrated circuits
    • S.A. Kuhn, et. al, "Interconnect Capacitance, Crosstalk, and Signal Delay in Vertically Integrated Circuits," Proc. IEDM 1995, pp.249-252.
    • (1995) Proc. IEDM , pp. 249-252
    • Kuhn, S.A.1
  • 2
    • 0030410557 scopus 로고    scopus 로고
    • Interconnect capacitance, crosstalk, and signal delay for 0:35m CMOS technology
    • D.H. Cho, et. al, "Interconnect Capacitance, Crosstalk, and Signal Delay for 0:35m CMOS Technology," Proc. IEDM 1996, pp.619-622.
    • (1996) Proc. IEDM , pp. 619-622
    • Cho, D.H.1
  • 3
    • 0001144080 scopus 로고    scopus 로고
    • Measurement and modeling of on-chip transmission line effects in a 400 MHz microprocessor
    • April
    • P.J. Restle, et. al., "Measurement and Modeling of On-Chip Transmission Line Effects in a 400 MHz Microprocessor," IEEE J. of Solid State Circuits, April 1998, pp.882-885.
    • (1998) IEEE J. of Solid State Circuits , pp. 882-885
    • Restle, P.J.1
  • 4
    • 0030410557 scopus 로고    scopus 로고
    • Interconnect capacitance, crosstalk, and signal delay for 0.35m CMOS technology
    • D.H. Cho, et. al., "Interconnect Capacitance, Crosstalk, and Signal Delay for 0.35m CMOS Technology, Proc. IEDM 1996, pp.619-622.
    • (1996) Proc. IEDM , pp. 619-622
    • Cho, D.H.1
  • 5
    • 0008094060 scopus 로고
    • Time-domain electromagnetic analysis of interconnects in a computer chip package
    • Dec
    • Becker, W.D., P.H. Harms, and R. Mittra, "Time-Domain Electromagnetic Analysis of Interconnects in a Computer Chip Package, " IEEE Trans. on Microwave Theory and Techniques, vol. 40 No. 12, Dec. 1992, pp.2155-2163.
    • (1992) IEEE Trans. on Microwave Theory and Techniques , vol.40 , Issue.12 , pp. 2155-2163
    • Becker, W.D.1    Harms, P.H.2    Mittra, R.3
  • 6
    • 0026945112 scopus 로고
    • Parameterized SPICE subcircuits for multilevel interconnect modeling and simulation
    • Nov
    • K.J. Chang, et. al, "Parameterized SPICE Subcircuits for Multilevel Interconnect Modeling and Simulation," IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 39, No. 11, Nov. 1992, pp.779-789.
    • (1992) IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing , vol.39 , Issue.11 , pp. 779-789
    • Chang, K.J.1
  • 7
    • 0031354479 scopus 로고    scopus 로고
    • Analytic models for crosstalk delay and pulse analysis under non-ideal inputs
    • W. Chen, S.K. Gupta, and M.A. Breuer, "Analytic Models for Crosstalk Delay and Pulse Analysis Under Non-Ideal Inputs," Proc. IEEE Int'l Test Conference, 1997, pp.809-818.
    • (1997) Proc. IEEE Int'l Test Conference , pp. 809-818
    • Chen, W.1    Gupta, S.K.2    Breuer, M.A.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.