Debug support, calibration and emulation for multiple processor and powertrain control SoCs

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn 2005, Issue , 2005, Pages 148-152

  Mayer, A ^a   Siebert, H ^a   McDonald Maier, K D ^b  

^a INFINEON TECHNOLOGIES AG   (Germany)

^b UNIVERSITY OF KENT   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; CALIBRATION; COMPUTER ARCHITECTURE; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; POWER CONTROL; PROGRAM DEBUGGING;

EMULATION; MULTI-CORE DEBUG SUPPORT (MCDS); PACKAGE SIZED-ICE (PSI); SYSTEM-ON-CHIP (SOC);

PROGRAM PROCESSORS;

EID: 33646900740     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.109     Document Type: Conference Paper

References (7)

1. th February 2003.
2. Semiconductor Industry Association (SIA): International Technology Roadmap for Semiconductors, http://public.itrs.net/
3. U.S. Department of Commerce, The economic impacts of inadequate infrastructure for software testing, tech. report RTI-7007.011US, National institute of standards and technology, US, May 2002.
4. The Nexus 5001 Forum™, Standard for a global embedded processor debug interface, IEEE-ISTO 5001™-1999, http://www.nexus5001.org.
5. A. Mayer, H. Siebert, A. Kolof, and S. el Baradie, "Debug Support for Complex System-on-Chips". CMP media LLC, Embedded Systems Conference, April 2003, San Francisco.
6. C. MacNamee, and D. Heffernan, "Emerging on-chip debugging techniques for real-time embedded systems", IEE Computing & Control Engineering Journal, vol. 11, no. 6, Dec. 2000, pp. 295-303.
7. K. Lemon, "Introduction to the Universal Measurement and Calibration Protocol XCP", SAE World Congress, March 2003, Detroit, Michigan.