Enhancing network processor simulation speed with statistical input sampling

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3793 LNCS, Issue , 2005, Pages 68-83

  Yu, Jia ^a   Yang, Jun ^a   Chen, Shaojie ^b   Luo, Yan ^a   Bhuyan, Laxmi ^a  

^a University of California ^*  (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; MICROPROCESSOR CHIPS; STATISTICAL METHODS; TELECOMMUNICATION TRAFFIC;

MULTI-THREADING; NETWORK PROCESSOR SIMULATION; NETWORK PROCESSORS (NP); STATISTICAL INPUT SAMPLING;

COMPUTER NETWORKS;

EID: 33646850021     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11587514_6     Document Type: Conference Paper

References (16)

1. Intel Corporation. "Intel IXP2XXX Product Line of Network Processors." http://www.intel.com/design/network/products/npfamily/ixp2xxx. htm
2. S. Lakshmanamurthy, K.Y. Liu and Y. Pun. "Network Processor Performance Analysis Methodology," Intel Technology Journal, vol. 06, 2002.
3. M.A. Franklin and T. Wolf, "Power Considerations in Network Processor Design," Workshop on Network Processors in conjunction with HPCA-9, 2003.
4. T. Sherwood, E. Perelman, G. Hamerly and B. Calder. "Automatically Characterizing Large Scale Program Behavior," the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, 2002.
5. R.E. Wunderlich, T.F. Wenisch, B. Falsafi and J.C. Hoe. "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling," in International Symposium on Computer Architecture, 2003
6. R.E. Wunderlich, T.F. Wenisch, B. Falsafi and J.C. Hoe. "An evaluation of Stratified Sampling of Microarchitecture Simulations," in Workshop on Duplicating, Deconstructing and Debunking, 2004
7. J. J. Yi, V. Kodakara, R. Sendag, D.J. Lilja and D.M. Hawkins, "Characterizing and Comparing Prevailing Simulation Techniques, " in International Symposium on High-Performance Computer Architecture, 2005
8. Y. Luo, J. Yang, L. Bhuyan and L. Zhao, "NePSim: A Network Processor Simulator with Power Evaluation Framework," in IEEE Micro, Sept/Oct, 2004
9. Z.X. Tan, C. Lin, H. Yin and B.Li, "Optimization and Benchmark of Cryptographic Algorithms on Network Processors" in IEEE Micro, Sept/Oct, 2004
10. P.S.Levy and S. Lemeshow, "Sampling of Populations: Methods and Applications", John Wiley and Sons, Inc., 1999
11. D.Pelleg and A. Moore. "Accelerating Exact K-means Algorithms with Geometric Reasoning," in Proceedings of the Fifth International Conference on Knowledge Discovery in Databases, 1999
12. Network traces, http://www.nlanr.net
13. S. M. Ross, "Introduction to Probability and Statistics for Engineers and Scientists," Elsevier Academic Press, 2004.
14. D.A. Menasce, V.A.F. Almeida, "Capacity Planning for Web Services", Prentice Hall, Inc. 2001
15. T.M. Conte, M.A. Hirsch and W.W. Hwu. "Combining trace sampling with single pass methods for efficient cache simulation," the 1996 International Conference on Computer Design, 1996.
16. E. Perelman, G. Hamerly and Brad Calder, "Picking Statistically Valid and Early Simulation Points" International Conference on Parallel Architecture and Compilation Techniques, 2003.