Impact of reducing miss write latencies in multiprocessors with two level cache

Proceedings - 24th EUROMICRO Conference, EURMIC 1998

Volumn 1, Issue , 1998, Pages 333-336

  Sahuquillo, J ^a   Pont, A ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; MULTIPROCESSING SYSTEMS;

CACHE CONTROLLER; CACHE HIERARCHIES; COMPARATIVE PERFORMANCE; L1 CACHES; MISS-RATE; MULTI PROCESSOR SYSTEMS; SECOND LEVEL; TWO-LEVEL CACHES;

CONTROLLERS;

EID: 33646698497     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1998.711822     Document Type: Conference Paper

References (8)

1. A. J. Smith, Cache Memories, ACM Computing Surveys, September 1982, pp. 473-530.
2. J. L. Hennessy, and D. A. Patterson, Computer Architecture: A Quantitative Approach, San Mateo, CA Morgan Kaufinann 1996, second edition.
3. J. L. Baer, and W. H. Wang, On the Inclusion Propierties for Multi-Level Cache Hierarchies, Proc. 15th ISCA, 1988 pp. 73-80.
4. R. H. Katz, S. J. Eggers, D.A. Wood, C.L. Perkins and R.G. Sheldon, Implementing a Cache Consistency Protocol, Proceedings of the 12th ISCA, 1985, pp 276-283.
5. M. S. Papamarcos, J. H. Patel, A Low Overhead Coherence Solution for Multiprocessors with Private Cache Memories, Proceedings of the 11th ISCA, 1984, pp 348-354.
6. D. Magdic, Limes: A Multiprocessor Simulation Environment, IEEE TCCA Newsletter, March 1997.
7. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, The SPLASH-2 Programs: Characterization and Methodological Considerations, Proceedings of the 22nd ISCA, June 1995, pp.24-36.
8. V. Milutinovic, B. Markovic, M. Tomasevic, and M. Tremblay, The Split TemporaliSpatial Cache: Initial Performance Analysis, Proceedings of the SCIzzL-5, Santa Clara, California, USA, March 1996.