Efficient voltage scheduling and energy-aware co-synthesis for real-time embedded systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3740 LNCS, Issue , 2005, Pages 3-14

  Mohsen, Amjad ^a   Hofmann, Richard ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; LOGIC DESIGN; SCHEDULING; SELF ORGANIZING MAPS;

POWER DISSIPATION; REAL-TIME EMBEDDED SYSTEMS; VOLTAGE SCHEDULING (VS);

REAL TIME SYSTEMS;

EID: 33646520547     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11572961_2     Document Type: Conference Paper

References (20)

1. Münzenberger, R., Dörfel, M., Hofmann, R., and Slomka, F.: A General Time Model for the Specification and Design of Embedded Real-Time Systems. Microelectronics Journal, vol. 34, (2003). 989-1000.
2. Mohsen, A., and Hofmann, R.: Characterizing Power Consumption and Delay of Functional/Library Components for Hardware/Software Co-design of Embedded Systems. In the 15th IEEE International Workshop on Rapid System Prototyping (RSP'04), Geneva, (2004) 45-52.
3. Thiele, L., Chakraborty, S., Gries, M., and Künzli, S.: Design Space Exploration of Network Processor Architectures. In Network Processor Design: Issues and Practices, Vol. 1, October, (2002).
4. Teich, J., Blickle, T., and Thiele, L.: An Evolutionary Approach to System-Level Synthesis. In the 5th International Workshop on Hardware/Software Co-Design (Codes/CASHE '97), March, (1997).
5. Slomka, F., Dörfel, M., Münzenberger, R., and Hofmann, R.: Hardware/Software Codesign and Rapid Prototyping of Embedded Systems. IEEE Design & Test of Computers, (2000) 28-38.
6. Ljolo, M., Raghunathan, A., Dey, S., Lavagno, L., and Sangiovanni-Vincentelli, A.: Efficient Power Estimation Techniques for HW/SW systems. In Proc. of the IEEE VOLTA'99 International Workshop on Low Power Design, Italy, (1999) 191-199.
7. Bambha, N., Bhattacharyya, S., Teich, J., and Zitzler, E.: Hybrid Global/Local Search for Dynamic Voltage Scaling in Embedded Multiprocessor. In Proc. of the 1st International symposium on Hardware/Software Co-design (CODES'01), (2001) 243-248.
8. Gruian, F.: System-Level Design Methods for Low Energy Architectures Containing Variable Voltage Processors. In Proc. of Power-Aware Computing Systems Workshop, November 12, Cambridge (MA), US, (2000).
9. Gruian, F., and Kuchcinski, K.: LEneS: Task-Scheduling for Low Energy Systems Using Variable Supply Voltage Processors. In Proc. of Asia and South Pacific Design Automation Conference (ASP-DAC'01), (2001) 449-455.
10. Schmitz, M., Al-Hashimi, B., and Eles, P.: Synthesizing Energy-efficient Embedded Systems with LOPOCOS. Design Automation for Embedded Systems, 6, (2002) 401-424.
11. th International Workshop on Power and Timing Modelling, optimization and Simulation, (PATMOS'04), Greece, (2004) 643-651.
12. Mitschele-Thiele and Slomka, F.: Co-design with SDL/MSC. IT Press, (1999).
13. Pering, T., Burd, T., and Broderson, R.: The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms. ISELPED 98, (Monterey, CA USA, August 10-12, 1998), ACM, (2000) 76-81.
14. Burd, T., and Broderson, R.: Design Issues for Dynamic Voltage Scaling. In Proc. of the 2000 International symposium on Low power electronics and design, Italy, (2000) 9 - 14.
15. Schmitz, M. and Al-hashimi, B.: Considering Power Variation of DVS Processing Elements for Energy Minimization in Distributed Systems. In Proc. of the International symposium on System Synthesis (ISSS'01), (2001) 250-255.
16. Zitzler, E., Laumanns, M., and Thiele, L.: SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization. Evolutionary Methods for Design, Optimization, and Control, CIMNE, Barcelona, Spain, (2002) 95-100.
17. Topcuouglu, H., Hariri, S., and Wu, M.: Performance-effective and Low-complexity Task Scheduling for Heterogeneous Computing. IEEE Transactions on Parallel and Distributed Systems, Vol. 13, No. 3, (2002) 260-274.
18. The Wallenberg Laboratory for Research on Information Technology and Autonomous Systems. Available at http://www.ida.liu.se/ext/witas.
19. Dick, R., Rhodes, D., and Wolf, W. TGFF: Tasks Graphs for Free. In Proc. of International Workshop on Hardware/Software Codesign, March, (1998).
20. Landman, P. Low-Power Architectural Design Methodologies, Ph.D. Thesis, U.C. Berkeley, August (1994).