Enhanced GALS techniques for datapath applications

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3728 LNCS, Issue , 2005, Pages 581-590

  Grass, Eckhard ^a   Winkler, Frank ^b   Krstić, Miloš ^a   Julius, Alexandra ^b   Stahl, Christian ^b   Piz, Maxim ^a  

^a IHP   (Germany)

^b HUMBOLDT UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; NOISE ABATEMENT; OSCILLATORS (ELECTRONIC); POWER SUPPLY CIRCUITS;

GLOBALLY-ASYNCHRONOUS LOCALLY-SYNCHRONOUS (GALS) CIRCUITS; JITTER TECHNIQUE; WRAPPER CIRCUITRY;

ELECTRIC NETWORK ANALYSIS;

EID: 33646404885     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11556930_59     Document Type: Conference Paper

References (11)

1. J. Muttersbach, Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems, Doctor of Technical Sciences Dissertation, ETH Zurich, Switzerland, 2001.
2. Robert Mullins, George Taylor, Peter Robinson, Simon Moore, "Point to Point GALS Interconnect", IEEE Proc. ASYNC'2002, pp. 69-75, Manchester (UK), April 2002.
3. D. S. Bormann, P. Y. K. Cheoung, Asynchronous Wrapper for Heterogeneous Systems, In Proc. International Conf. Computer Design (ICCD), October 1997.
4. M. Krstić, E. Grass, New GALS Technique for Datapath Architectures, In Proc. International Workshop PATMOS, pp. 161-170, September 2003.
5. M. Krstić, E. Grass, C. Stahl, Request-driven GALS Technique for Wireless Communication System, Proceedings 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'2005), New York City, pp. 76-85, March, 2005.
6. Mustafa Badaroglu, Piet Wambacq, Geert Van der Plas, Stéphane Donnay, Georges Gielen, and Hugo De Man. Digital Ground Bounce Reduction by Phase Modulation of the Clock. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04) 2004.
7. Tian Xia Peilin Song, Keith A.Jenkins Jien-Chung Lo. Delay Chain Based Programmable Jitter Generator. Proceedings of the Ninth IEEE European Test Symposium (ETS'04) 2004.
8. Kenneth Yun, David Dill: Automatic synthesis of extended burst-mode circuits: Part I and 11. IEEE Transactions on Computer-Aided Design, 18(2), pp. 101-132, Feb. 1999.
9. A. Yakovlev and A. M. Koelmans. Petri Nets and Digital Hardware Design. LNCS: Lectures on Petri Nets 11: Applications, 1492, 1998.
10. Ch. Stahl, W. Reisig, M. Krstić. Hazard Detection in a GALS Wrapper: a Case Study. Accepted for ACSD 2005.
11. K. Schmidt Lola - a low level analyser. In Nielsen, M. and Simpson, D., editors, International Conference on Application and Theory of Petri Nets, LNCS 1825, page 465 ff. Springer-Verlag, 2000.