A design methodology for secured ICs using dynamic current mode logic

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3728 LNCS, Issue , 2005, Pages 550-560

  Macé, François ^a   Standaert, François Xavier ^a   Quisquater, Jean Jacques ^a   Legat, Jean Didier ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

Binary Decision Diagrams; Differential Power Analysis; Differential Pull Down Networks; Side channel attack

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; CRYPTOGRAPHY; FORMAL LOGIC; MATHEMATICAL MODELS; SYSTEMS ANALYSIS;

BINARY DECISION DIAGRAMS; DIFFERENTIAL POWER ANALYSIS; DIFFERENTIAL PULL DOWN NETWORKS; SIDE-CHANNEL ATTACK;

INTEGRATED CIRCUITS;

EID: 33646395372     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11556930_56     Document Type: Conference Paper

References (15)

1. P. Kocher, J. Jaffe, B. Jun, Differential Power Analysis, In Advances in Cryptology - CRYPTO'99, LNCS, vol 1666, pp 388-397, Springer, 1999
2. C. Karlof, D. Wagner, Hidden Markov Model Cryptanalysis, In CEES'2003, LNCS, vol 2779, pp 17-30, Springer, 2003
3. T.S. Messerges, Using second-Order Power Analysis to Attack DPA Resistant Software, In CHES'1999, LNCS, vol 1965, pp 71-77, Springer, 1999
4. S.B. Akers, Binary Decision Diagrams, IEEE Transactions on Computers, vol. C-27, No. 6, pp.509-516, June 1978
5. R.E. Bryant, Graph Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, vol. C-35, No. 8, pp. 677-691, August 1986
6. C. Yang, M. Ciesielski, BDS: A BDD-Based Logic Optimization System, In ACM/IEEE Design Automation Conference - DAC'2000, pp. 92-97, June 2000
7. K. Tiri, M. Akmal, I. Verbauwhede, A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards, In The Proceedings of ESSCIRC 2002, pp.403-406
8. F. Mace, F.-X. Standaert, I. Hassoune, J.-D. Legat, J.-J. Quisquater, A Dynamic Current Mode Logic to Counteract Power Analysis Attacks, In The Proceedings of DCIS 2004, pp.186-191
9. M.W. Allam, M.I. Elmasry, Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performances Logic Styles, IEEE Journal of Solid-State Circuits, vol. 36, No. 3, pp. 550-558, March 2001
10. J. J.A. Fournier, S. Moore, H. Li, R. Mullins, G. Taylor, Security Evaluation of Asynchronous Circuits, In CHES'2003, LNCS, vol 2779, pp 137-151, Springer, 2003
11. K.M. Chu, D.I. Pulfrey,Design Procedures for Differential Cascode Voltage Switch Circuits, IEEE Journal of Solid State Circuits, vol. SC-21, no. 6, pp. 1082-1087, December 1986
12. J. Cortadella, Mapping BDDs into DCVSL gates, UPC/DAC Technical Report No. RR 95/04, February 1995
13. E. Brier, C. Clavier and F. Olivier, Optimal Statistical Power Analysis, IACR e-print archive 2003/152, http://eprint.iacr.org, 2003
14. P. Barreto, R. Rijmen, The KHAZAD Legacy-Level Block Cypher, NESSIE Project Home Page, https://www.cosic.esat.kuleuven.ac.be/nessie, 2001
15. M. A. Riepe, K. A. Sakallah, Transistor Placement for Noncomplementary Digital VLSI Cell Synthesis, ACM Transactions on Design Automation of Electronic Systems, vol. 8, no. 1, pp. 81-107, January 2003.