Random stimuli generation for functional hardware verification as a CP application

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3709 LNCS, Issue , 2005, Pages 882-

  Naveh, Yehuda ^a   Emek, Roy ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER PROGRAMMING; COMPUTER SIMULATION; COMPUTER SYSTEMS; CONSTRAINT THEORY; INFORMATION TECHNOLOGY; PROBLEM SOLVING; PRODUCT DESIGN;

FORMAL VERIFICATION; FUNCTIONAL HARDWARE VERIFICATION; RANDOM STIMULI GENERATION; STIMULI GENERATION;

COMPUTER HARDWARE;

EID: 33646176381     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11564751_120     Document Type: Conference Paper

References (7)

1. E. Bin et. al. Using constraint satisfaction formulations and solution techniques for random test program generation. IBM Systems Journal, 41:386-402, 2002.
2. www.haifa.il.ibm.com/projects/verification/octopus/index.html;
3. www.synopsys.com/products/vera/vera.html;
4. www.verisity.com/products/specman.html.
5. F. Geller and M. Veksler. Assumption-based pruning in conditional CSP. In CP'05.
6. A. Adir et. al. Genesys-Pro: Innovations in test program generation for functional processor verification. IEEE Design and Test of Computers, 21:84-93 (2004).
7. R. Emek et. al. X-Gen: A random test-case generator for systems and SoC. In W. Rosenstiel, editor, Proceedings of the seventh HLDVT, pages 145-150 (2002).