-
1
-
-
84974688133
-
A methodology for the construction of scheduled systems
-
Springer Verlag, September
-
K. Altisen, G. Gössler, and J. Sifakis. A methodology for the construction of scheduled systems. In Proceedings of the 6th International Symposium on Formal Techniques in Real-Time and Fault-Tolerant Systems (FTRTFT), Lecture Notes in Computer Science, volume 1926, pages 106-120. Springer Verlag, September 2000.
-
(2000)
Proceedings of the 6th International Symposium on Formal Techniques in Real-Time and Fault-tolerant Systems (FTRTFT), Lecture Notes in Computer Science
, vol.1926
, pp. 106-120
-
-
Altisen, K.1
Gössler, G.2
Sifakis, J.3
-
2
-
-
0036642305
-
Scheduler modeling based on the controller synthesis paradigm
-
K. Altisen, G. Gössler, and J. Sifakis. Scheduler modeling based on the controller synthesis paradigm. Real-Time Systems, 23:55-84, 2002.
-
(2002)
Real-time Systems
, vol.23
, pp. 55-84
-
-
Altisen, K.1
Gössler, G.2
Sifakis, J.3
-
5
-
-
33646187329
-
Syntax and defining equations for an interrupt mechanism in process algebra
-
Centre for Mathematics and Computer Science, Amsterdam, The Netherlands
-
J.C.M. Baeten, J.A. Bergstra, and J.W. Klop. Syntax and defining equations for an interrupt mechanism in process algebra. Technical Report CS-R8503, Centre for Mathematics and Computer Science, Amsterdam, The Netherlands, 1985.
-
(1985)
Technical Report
, vol.CS-R8503
-
-
Baeten, J.C.M.1
Bergstra, J.A.2
Klop, J.W.3
-
6
-
-
84958037228
-
UPPAAL: A tool suite for automatic verification of real-time systems
-
number 1066 in Lecture Notes in Computer Science, Springer-Verlag, Oct
-
J. Bengtsson, K. Larsen, F. Larsson, P. Pettersson, and Y. Wang. UPPAAL: a tool suite for automatic verification of real-time systems. In Proceedings of Workshop on Verification and Control of Hybrid Systems III, number 1066 in Lecture Notes in Computer Science, pages 232-243. Springer-Verlag, Oct 1996.
-
(1996)
Proceedings of Workshop on Verification and Control of Hybrid Systems III
, pp. 232-243
-
-
Bengtsson, J.1
Larsen, K.2
Larsson, F.3
Pettersson, P.4
Wang, Y.5
-
7
-
-
0022769976
-
Graph-based algorithms for Boolean function manipulation
-
August
-
R.E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Transactions on Computers, C-35(8):677-691, August 1986.
-
(1986)
IEEE Transactions on Computers
, vol.C-35
, Issue.8
, pp. 677-691
-
-
Bryant, R.E.1
-
8
-
-
33646205295
-
Introducing a priority operators to ces
-
Cambridge
-
J. Camilleri. Introducing a priority operators to ces. Technical Report 157, Cambridge, 1989.
-
(1989)
Technical Report
, vol.157
-
-
Camilleri, J.1
-
9
-
-
85037030721
-
Design and sythesis of synchronization skeletons using branching time temporal logic
-
volume 131 of LNCS, Springer Verlag
-
E.M. Clarke and E.A. Emerson. Design and sythesis of synchronization skeletons using branching time temporal logic. In Proceedings of the Logics of Programs Workshop, volume 131 of LNCS, pages 52-71. Springer Verlag, 1981.
-
(1981)
Proceedings of the Logics of Programs Workshop
, pp. 52-71
-
-
Clarke, E.M.1
Emerson, E.A.2
-
12
-
-
84944099472
-
Timing assumptions and verification of finite-state concurrent systems
-
volume 407 of LNCS, Springer-Verlag
-
David L. Dill. Timing assumptions and verification of finite-state concurrent systems. In Proceedings of Workshop on Automatic Verification Methods for Finite State Systems, volume 407 of LNCS, pages 197-212. Springer-Verlag, 1989.
-
(1989)
Proceedings of Workshop on Automatic Verification Methods for Finite State Systems
, pp. 197-212
-
-
Dill, D.L.1
-
13
-
-
35048840647
-
Priority systems
-
Springer Verlag, November
-
G. Gössler and J. Sifakis. Priority systems. In Proceedings of the 2nd International Symposium on Formal Methods for Components and Objects (FMCO), Lecture Notes in Computer Science, volume 3188, pages 314-329. Springer Verlag, November 2003.
-
(2003)
Proceedings of the 2nd International Symposium on Formal Methods for Components and Objects (FMCO), Lecture Notes in Computer Science
, vol.3188
, pp. 314-329
-
-
Gössler, G.1
Sifakis, J.2
-
16
-
-
0003591005
-
-
PhD thesis, St. Hugh's College, University of Oxford, Hilary Term
-
G. Lowe. Probabilities and Priorities in Timed CSP. PhD thesis, St. Hugh's College, University of Oxford, Hilary Term, 1993.
-
(1993)
Probabilities and Priorities in Timed CSP
-
-
Lowe, G.1
-
18
-
-
0020299274
-
Specification and verification of concurrent systems in CESAR
-
Proceedings of the International Symposium on Programming, Springer Verlag
-
J.-P. Queille and J. Sifakis. Specification and verification of concurrent systems in CESAR. In Proceedings of the International Symposium on Programming, volume 137 of LNCS, pages 337-351. Springer Verlag, 1982.
-
(1982)
LNCS
, vol.137
, pp. 337-351
-
-
Queille, J.-P.1
Sifakis, J.2
-
21
-
-
35048819139
-
RED: Model-checker for timed automata with clock-restriction diagram
-
August
-
F.Wang. RED: Model-checker for timed automata with clock-restriction diagram. In Proceedings of the Workshop on Real-Time Tools, August 2001.
-
(2001)
Proceedings of the Workshop on Real-time Tools
-
-
Wang, F.1
-
22
-
-
33646188362
-
-
ISSN 1404-3203, Department of Information Technology, Uppsala University
-
Technical Report 2001-014, ISSN 1404-3203, Department of Information Technology, Uppsala University.
-
Technical Report
, vol.2001
, Issue.14
-
-
-
23
-
-
0036158371
-
Efficient and user-friendly verification
-
January
-
F. Wang and P.-A. Hsiung. Efficient and user-friendly verification. IEEE Transactions on Computers, 51(1):61-83, January 2002.
-
(2002)
IEEE Transactions on Computers
, vol.51
, Issue.1
, pp. 61-83
-
-
Wang, F.1
Hsiung, P.-A.2
|