Floating-to-fixed-point conversion for digital signal processors

Eurasip Journal on Applied Signal Processing

Volumn 2006, Issue , 2006, Pages

  Menard, Daniel ^a   Chillet, Daniel ^a   Sentieys, Olivier ^a  

^a UNIVERSITÉ DE RENNES 1   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER APPLICATIONS; COMPUTER SIMULATION; DIGITAL SIGNAL PROCESSING; OPTIMIZATION; PROGRAM PROCESSORS;

CODE GENERATION PROCESS; DSP ARCHITECTURE; SCALING OPERATIONS;

SIGNAL PROCESSING;

EID: 33645732838     PISSN: 11108657     EISSN: None     Source Type: Journal    
DOI: 10.1155/ASP/2006/96421     Document Type: Article

References (40)

1. T. Grötker E. Multhaup O. Mauss Evaluation of HW/SW tradeoffs using behavioral synthesis. Proceeding of 7th International Conference on Signal Processing Applications and Technology (ICSPAT '96) Boston, Mass, USA 1996 781 785
2. K.-I. Kum J. Kang W. Sung AUTOSCALER for C: an optimizing floating-point to integer C program converter for fixed-point digital signal processors. IEEE Transactions on Circuits and SystPart II 47 2000 9 840 848
3. M. Willems V. Bursgens H. Meyr FRIDGE: floating-point programming of fixed-point digital signal processors. Proceeding of 8th International Conference on Signal Processing Applications and Technology (ICSPAT '97) San Diego, Calif, USA 1997
4. D. Menard P. Quemerais O. Sentieys Influence of fixed-point DSP architecture on computation accuracy. Proceeding of 11th European Signal Processing Conference (EUSIPCO '02) 1 Toulouse, France 2002 587 590
5. S. Kim W. Sung A floating-point to fixed-point assembly program translator for the TMS 320C25. IEEE Transactions on Circuits and SystemsPart II 41 1994 11 730 739
6. H. Keding M. Willems M. Coors H. Meyr FRIDGE: a fixed-point design and simulation environment. Proceeding of IEEE Design, Automation and Test in Europe Conference and Exhibition (DATE '98) Paris, France 1998 429 435
7. M. Willems V. Bursgens H. Keding T. Grötker H. Meyr System level fixed-point design based on an interpolative approach. Proceeding of 34th ACM/IEEE Design Automation Conference (DAC '97) Anaheim, Calif, USA 1997 293 298
8. K.-I. Kum J. Kang W. Sung A floating-point to integer C converter with shift reduction for fixed-point digital signal processors. Proceeding of IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '99) 4 Phoenix, Ariz, USA 1999 2163 2166
9. S. Kim W. Sung Fixed-point error analysis and word length optimization of 8×8 IDCT architectures. IEEE Transactions on Circuits and Systems for Video Technology 8 1998 8 935 940
10. S. Kim K.-I. Kum W. Sung Fixed-point optimization utility for C and C++ based digital signal processing programs. IEEE Transactions on Circuits and SystemsPart II 45 1998 11 1455 1464
11. L. De Coster M. Ade R. Lauwereins J. Peperstraete Code generation for compiled bit-true simulation of DSP applications. Proceeding of 11th IEEE International Symposium on System Synthesis (ISSS '98) Hsinchu, Taiwan 1998 9 14
12. H. Keding M. Coors O. Lüthje H. Meyr Fast bit-true simulation. Proceeding of 38th ACM/IEEE Design Automation Conference (DAC '01) Las Vegas, Nev, USA 2001 708 713
13. H. Keding F. Hurtgen M. Willems M. Coors Transformation of floating-point into fixed-point algorithms by interpolation applying a statistical approach. Proceeding of 9th International Conference on Signal Processing Applications and Technology (ICSPAT '98) Toronto, Ontario, Canada 1998
14. D. Menard O. Sentieys Automatic evaluation of the accuracy of fixed-point algorithms. Proceeding of IEEE Design, Automation and Test in Europe Conference and Exhibition (DATE '02) Paris, France 2002 529 535
15. R. Wilson SUIF: an infrastructure for research on parallelizing and optimizing compilers. Tech. Rep. Computer Systems Laboratory, Stanford University Stanford, Calif, USA CA 94305-4055 May 1994
16. F. Charot F. Djieya C. Wagner Retargetable compilation in the service of interactive ASIP design. Tech. Rep. Institut de Recherche en Informatique et Systèmes Aléatoires (IRISA) Rennes, France 1173 November 2000
17. F. Charot V. Messe A flexible code generation framework for the design of application specific programmable processors. Proceeding of 7th IEEE International Workshop on Hardware/Software Codesign (CODES '99) Rome, Italy 1999 27 31
18. V. Madisetti VLSI Digital Signal Processors: An Introduction to Rapid Prototyping and Design Synthesis. IEEE Press/Butterworth-Heinemann Boston, Mass, USA 1995
19. D. Menard R. Rocher P. Scalart O. Sentieys SQNR determination in non-linear and non-recursive fixed-point systems. Proceeding of 12th European Signal Processing Conference (EUSIPCO '04) Vienna, Austria 2004 1349 1352
20. G. A. Constantinides P. Y. K. Cheung W. Luk Truncation noise in fixed-point SFGs. IEE Electronics Letters 35 1999 23 2012 2014
21. R. Kearfott Interval computations: introduction, uses, and resources. Euromath Bulletin 2 1996 1 95 112
22. T. W. Parks C. S. Burrus Digital Filter Design. John Wiley & Sons New York, NY, USA 1987
23. Texas Instruments Incorporated TMS320C54x DSP Reference Set, Volume 1: CPU And Peripherals. Texas Instruments, Dallas, Tex, USA, January 1999
24. Lucent Technologies DSP16xx. Lucent Technologies, Murray Hill, NJ, USA
25. P. Lapsley J. Bier A. Shoham E. A. Lee DSP Processor Fundamentals: Architectures and Features. Berkeley Design Technology Fremont, Calif, USA 1996
26. B. Ovadia G. Wertheizer PalmDSPCoreDual MAC and parallel modular architecture. Proceeding of 10th International Conference on Signal Processing Applications and Technology (ICSPAT '99) Orlando, Fla, USA 1999 Miller Freeman
27. D. Efstathiou L. Fridman Z. Zvonar Recent developments in enabling technologies for software defined radio. IEEE Communications Magazine 37 1999 8 112 117
28. Analog Device Incorporation TigerSHARC Hardware Specification. Analog Device, December 1999
29. Texas Instruments Incorporated TMS320C64x Technical Overview. Texas Instruments, Dallas, Tex, USA, February 2000
30. 3DSP SP-5 Fixed-point Signal Processor Core. 3DSP Corporation, Irvine, Calif, USA, July 1999
31. CEVA Incorporation CEVA-X1620 Datasheet. CEVA, San Jose, Calif, USA, 2004
32. S. Wichman N. Goel The Second Generation ZSP DSP. LSI Logic Corporation, Milpitas, Calif, USA, 2002
33. N. Ghazal R. Newton J. Rabaey Predicting performance potential of modern DSPs. Proceeding of 37th ACM/IEEE Design Automation Conference (DAC '00) Los Angeles, Calif, USA 2000 332 335
34. A. Pegatoquet E. Gresset M. Auguin L. Bianco Rapid development of optimized DSP code from a high level description through software estimations. Proceeding of 36th ACM/IEEE Design Automation Conference (DAC '99) New Orleans, La, USA 1999 823 826
35. R. Fletcher Practical Methods of Optimization. John Wiley & Sons New York, NY, USA 1987 2nd
36. Texas Instruments Incorporated TMS320C5x User's Guide. Texas Instruments, Dallas, Tex, USA, June 1998
37. V. Zivojnovic J. M. Velarde C. Schläger H. Meyr DSPStone: A DSP-oriented benchmarking methodology. Proceeding of 5th International Conference on Signal Processing Applications and Technology (ICSPAT '94) Dallas, Tex, USA 1994 715 720 Miller Freeman
38. VLSI Technology VVF 3500 DSP Core Rev. 1.2. VLSI Technology, June 1998
39. Y.-T. S. Li S. Malik Performance analysis of embedded software using implicit path enumeration. Proceeding of 32nd ACM/IEEE Design Automation Conference (DAC '95) San Francisco, Calif, USA 1995 456 461
40. T. Ojanperä R. Prasad WCDMA: Towards IP Mobility and Mobile Internet. Universal Personal Communications Series Artech House Norwood, Mass, USA 2002