A new DA-based array for one dimensional discrete Hartley transform

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 4, Issue , 2001, Pages 662-665

  Guo, Jiun In ^a  

^a NATIONAL UNITED UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CYCLIC CONVOLUTIONS; DISCRETE HARTLEY TRANSFORMS; DISTRIBUTED ARITHMETIC; PROCESSING ELEMENTS;

CONVOLUTION;

EID: 33645606131     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.922324     Document Type: Conference Paper

References (13)

1. R. N. Bracewell,"Discrete Hartley transform," J. Opt. Soc. Amer., 1983, vol.73, no.12, pp. 1832-1835.
2. R. N. Bracewell. "The fast Hartley transform," Proc. IEEE. 1984. vol. 72, no.8. pp. 1010-1018.
3. C. H. Paik, and M. D. Fox, "Fast Hartley transform for image processing." IEEE Trans, on Med. Imaging, 1988, vol. 7, no.6, pp. 149-153.
4. P. Duhamel and M. Vetterli, "Improved Fourier and Hartley transform algorithms: application to cyclic convolution of real data," IEEE Trans, on ASSP, 1987, vol.ASP-35, no.6, pp. 818-824.
5. C. Chakrabarti, and J. JaJa. "Systolic architectures for the computation of the discrete Hartley and the discrete cosine transforms based on prime factor decomposition." IEEE Trans, on Comp., 1990, vol. 39, no. 11, pp. 1359-1368.
6. M. Marchesi, G. Orlandi and F. Piazza, "A systolic circuit for fast Hartley transform," Proc. ISCAS, 1988. pp.2685-2688, Espoo. Finland.
7. L.W. Chang and S. W. Lee, "Systolic arrays for the discrete Hartley transform," IEEE Trans, on SP. 1991, vol. 39. no. 11. pp.2411-2418.
8. J. H. Hsiao. L. G. Chen, T. D. Chiueh, and C. T. Chen, "Novel systolic array design for the discrete Hartley transform with high throughput rate." Proc. ISCAS, 1993. pp. 1567-15 70. Chicago. H, U.S.A.
9. J. I. Guo. C. M. Liu, and C. W. Jen. "A novel CORDIC-based array architecture for the multi-dimensional discrete Hartley transform," IEEE Trans, on CAS, 1995, vol. 42. no.5. pp. 349-355.
10. A. S. Dhar and S. Banerjee, "An array architecture for fast computation of discrete Hartley transform," IEEE Trans, on Circuits and Systems, 1991. vol. 38, no.9, pp. 1095-1098.
11. J. I. Guo. C. M. Liu and C. W. Jen. "A novel VLSI array design for the discrete Hartley transform using cyclic convolution." Proc. ICASSP. 1994. pp.II-501-IJ-504. Adelaide. SA, Australia.
12. S. A. White. "Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review," IEEE ASSP magazine, 1989, vol.6, no.3, pp.4-19, July.
13. Keshab K. Parhi, and David G. Messerschmitt, "Pipeline Interleaving and Parallelism in Recursive Digital Filters-Part I: Pipelining Using Scattered Look-Ahead and Decomposition," IEEE Trans, on ASSP, 1989, vol.37, no.7, pp.1099-1117. V