Neutral current ripple minimization in a three-level rectifier

IEEE Transactions on Industry Applications

Volumn 42, Issue 2, 2006, Pages 582-590

  Bendre, Ashish ^a   Venkataramanan, Giri ^b  

^a DRS Sensors and Targeting Systems Inc   (United States)

^b University of Wisconsin Madison   (United States)

Author keywords

Control; Inverters; Modulation; Multilevel; Neutral; Rectifiers

Indexed keywords

CAPACITANCE; CLOSED LOOP CONTROL SYSTEMS; DIODES; ELECTRIC CURRENTS; ELECTRIC INVERTERS; VOLTAGE CONTROL;

NEUTRAL CURRENT; THREE LEVEL RECTIFIER;

ELECTRIC RECTIFIERS;

EID: 33645316520     PISSN: 00939994     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIA.2005.863902     Document Type: Article

References (14)

1. B. P. Schmitt and R. Sommer, "Retrofit of fixed speed induction motors with medium voltage drive converters using NPC three-level inverter high-voltage IGBT based topology," in Proc. IEEE Int. Symp. Industrial Electronics, Pusan, Korea, 2001, vol. 2, pp. 746-751.
2. P. K. Steimer, J. K. Steinke, and H. E. Gruning, "A reliable, interface-friendly medium voltage drive based on the robust IGCT and DTC technologies," in Conf. Rec. IEEE-IAS Annu. Meeting, Phoenix, AZ, Oct. 1999, vol. 3, pp. 1505-1512.
3. G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, "A new multilevel PWM method: A theoretical analysis," IEEE Trans. Power Electron., vol. 7, no. 3, pp. 497-505, Jul. 1992.
4. N. Celanovic and D. Boroyevich, "A fast space-vector modulation algorithm for multilevel three-phase converters," IEEE Trans. Ind. Appl., vol. 37, no. 2, pp. 637-641, Mar./Apr. 2001.
5. Y.-H. Lee, R.-Y. Kim, and D.-S. Hyun, "A novel SVPWM strategy considering DC-link balancing for a multi-level voltage source inverter," in Proc. IEEE Applied Power Electronics Conf. (APEC), Dallas, TX, 1999, vol. 1, pp. 509-514.
6. B. McGrath, D. Holmes, and T. Lipo, "Optimised space vector switching sequences for multilevel inverters," in Proc. IEEE Applied Power Electronics Conf. (APEC), Anaheim, CA, 2001, vol. 2, pp. 1123-1129.
7. P. Loh, G. Holmes, Y. Fukuta, and T. Lipo, "Reduced common mode carrier-based modulation strategies for cascaded multilevel inverters," in Conf. Rec. IEEE-IAS Annu. Meeting, Pittsburgh, PA, Oct. 2002, vol. 3, pp. 2002-2009.
8. G. Venkataramanan and A. Bendre, "Reciprocity-transposition-based sinusoidal pulsewidth modulation for diode-clamped multilevel converters," IEEE Trans. Ind. Electron., vol. 49, no. 5, pp. 1035-1047, Oct. 2002.
9. D.-W. Kang, Y.-H. Lee, B.-S. Suh, C.-H. Choi, and D.-S. Hyun, "An improved carrier-based SVPWM method using leg voltage redundancies in generalized cascaded multilevel inverter topology," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 180-187, Jan. 2003.
10. D. Perreault and G. Verghese, "Time-varying effects and averaging issues in models for current-mode control," IEEE Trans. Power Electron., vol. 12, no. 3, pp. 453-461, May 1997.
11. Mathworks Product Family Overview. [Online]. Available: http://www.mathworks.com/products/pfo
12. Users Manual for Venable Model 3120 Frequency Response Analyzer. [Online]. Available: http://www.venable.biz/pr-3120.html
13. A. Bendre and G. Venkataramanan, "Radial state space vector modulation - A new space vector technique for reducing DC link capacitor harmonic currents in three level converters," in Conf. Rec. IEEE-IAS Annu. Meeting, Salt Lake City, UT, Oct. 2003, vol. 1, pp. 684-691.
14. N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," IEEE Trans. Power Electron., vol. 15, no. 2, pp. 242-249, Mar. 2000.