|
Volumn , Issue , 2006, Pages 89-95
|
PECVD Low-k (∼2.7) dielectric SiCOH film development and integration for 65 nm CMOS devices
a b c c c c c b c c c c a c b a c e b b more.. |
Author keywords
[No Author keywords available]
|
Indexed keywords
CROSS-LINKED BONDING;
SICOH FILM;
ULSI CHIP;
FILM PROPERTIES;
FILM STRUCTURE ANALYSIS;
PROCESS INTEGRATION SCHEME;
CMOS INTEGRATED CIRCUITS;
CROSSLINKING;
PERMITTIVITY;
PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION;
SILICON COMPOUNDS;
ULSI CIRCUITS;
CRACK INITIATION;
OPTIMIZATION;
SILICON;
STRENGTH OF MATERIALS;
THIN FILMS;
DIELECTRIC FILMS;
DIELECTRIC DEVICES;
|
EID: 33644957436
PISSN: 15401766
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (3)
|
References (13)
|