메뉴 건너뛰기




Volumn 42, Issue 5, 2006, Pages 296-298

Row-column parallel turbo decoding of product codes

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; DECODING;

EID: 33644770265     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20064198     Document Type: Article
Times cited : (3)

References (4)
  • 3
    • 33847356805 scopus 로고
    • Error-free coding
    • Elias, P.: ' Error-free coding ', IRE Trans. Inf. Theory, 1954, IT-4, p. 29-37
    • (1954) IRE Trans. Inf. Theory , vol.4 , pp. 29-37
    • Elias, P.1
  • 4
    • 33344474404 scopus 로고    scopus 로고
    • New architecture for high data rate turbo decoding of product codes
    • November
    • Cuevas, J., Adde, P., Kerouedan, S., and Pyndiah, R.: ' New architecture for high data rate turbo decoding of product codes ', Proc. GLOBECOM, November 2002, p. 139-143
    • (2002) Proc. GLOBECOM , pp. 139-143
    • Cuevas, J.1    Adde, P.2    Kerouedan, S.3    Pyndiah, R.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.