Exploiting temporal locality in drowsy cache policies

2005 Computing Frontiers Conference

Volumn , Issue , 2005, Pages 371-377

  Petit, Salvador ^a   Sahuquillo, Julio ^a   Such, Jose M ^a   Kaeli, David ^b  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^b Northeastern University   (United States)

Author keywords

Drowsy Cache Policies; Low Power; Reuse Information; Set Associative Caches; Temporal Locality

Indexed keywords

DROWSY CACHE POLICIES; LOW-POWER; REUSE INFORMATION; SET-ASSOCIATIVE CACHES; TEMPORAL LOCALITY;

BUFFER STORAGE; ENERGY DISSIPATION; ENERGY UTILIZATION; LEAKAGE CURRENTS;

MICROPROCESSOR CHIPS;

EID: 33644649522     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1062261.1062321     Document Type: Conference Paper

References (16)

1. [1 ] Albonesi, D. H. Selective Cache Ways: On-Demand Cache Resource Allocation. Journal of Instruction-Level Parallelism, Vol. 2, 2000.
2. Burger, D. C. and Austin, T. M. The SimpleScalar Tool Set, Version 2.0. Computer Architecture News, 25 (3), 1997.
3. th Intl. Symp. on High Performance Computer Architecture, Feb. 2004.
4. th Intl. Symp. on Microarchitecture, Nov. 2002.
5. th Intl. Symp. on Computer Architecture, May 2002.
6. th Intl. Symp. on Computer Architecture, Jun. 2001.
7. Kessler, R. E. The Alpha 21264 Microprocessor. IEEE Micro, Vol. 19, No. 2, Mar. 1999.
8. KleinOsowski, A. J. and Lilja, D. J. MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. Computer Architecture Letters, Vol. 1, Jun. 2002.
9. th Intl. Conf. on Parallel Architectures and Compilation Techniques, Sep. 2002.
10. Li, Y., Parikh, D., Zhang, Y., Sankaranarayanan, K., Stan, M. R., and Skadron, K. State-Preserving vs. Non-State-Preserving Leakage Control in Caches. Proc. of the 2004 Design, Automation and Test in Europe Conf., Feb. 2004.
11. McNairy, C. and Soltis, D. Itanium 2 Processor Microarchitecture. IEEE Micro, Vol. 23, No. 2, Mar.-Apr. 2003.
12. Powell, M., Yang, S.-H., Falsafi, B., Roy, K., and Vijaykumar, T. N. Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. Proc. of the 2000 Intl. Symp. on Low Power Electronics and Design, Jul. 2000.
13. SIA, International Technology Roadmap for Semiconductors, 2001.
14. Standard Performance Evaluation Corporation. http://www.spec.org/cpu2000/
15. Tam, E. S., Rivers, J. A., Srinivasan, V., Tyson, G. S., and Davidson, E. S. Active Management of Data Caches by Exploiting Reuse Information. IEEE Transactions on Computers, Vol. 48, No. 11, Nov. 1999.
16. Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K., Stan, M. HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. Tech. Report CS-2003-05, Dept. of Electrical and Computer Engineering, Univ. of Virginia, Mar. 2003.