메뉴 건너뛰기




Volumn 5960, Issue 3, 2005, Pages 1444-1454

A VLSI architecture for high performance CABAC encoding

Author keywords

Arithmetic Coding; H.264, CABAC; VLSI

Indexed keywords

COMPUTATIONAL COMPLEXITY; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE CODING; REDUCED INSTRUCTION SET COMPUTING;

EID: 32544458297     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.632676     Document Type: Conference Paper
Times cited : (9)

References (10)
  • 4
    • 18844402917 scopus 로고    scopus 로고
    • High-performance arithmetic coding VLSI macro for the H.264 video compression standard
    • Feb.
    • J. L. Núñez and V. A. Chouliaras, "High-performance arithmetic coding VLSI macro for the H.264 video compression standard," IEEE Transactions on Consumer Electronics 51, pp. 144-151, Feb. 2005.
    • (2005) IEEE Transactions on Consumer Electronics , vol.51 , pp. 144-151
    • Núñez, J.L.1    Chouliaras, V.A.2
  • 10
    • 84887839469 scopus 로고    scopus 로고
    • July
    • ITU, H.264/AVC Reference Software, http://iphome.hhi.de/suehring/tml, ver. JM 8.2, July 2004.
    • (2004) H.264/AVC Reference Software


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.