|
Volumn 5960, Issue 3, 2005, Pages 1444-1454
|
A VLSI architecture for high performance CABAC encoding
|
Author keywords
Arithmetic Coding; H.264, CABAC; VLSI
|
Indexed keywords
COMPUTATIONAL COMPLEXITY;
FIELD PROGRAMMABLE GATE ARRAYS;
IMAGE CODING;
REDUCED INSTRUCTION SET COMPUTING;
ARITHMETIC CODING;
ASIC SYNTHESIS;
H.264, CABAC;
VLSI CIRCUITS;
|
EID: 32544458297
PISSN: 0277786X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1117/12.632676 Document Type: Conference Paper |
Times cited : (9)
|
References (10)
|