Generating checking sequences for a distributed test architecture

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2644, Issue , 2003, Pages 146-162

  Ural, Hasan ^a   Williams, Craig ^a  

^a UNIVERSITY OF OTTAWA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

OBSERVABILITY;

CHECKING SEQUENCE; CONSTRUCTION METHOD; CONTROLLABILITY AND OBSERVABILITIES; CONTROLLABILITY PROBLEMS; DISTINGUISHING SEQUENCES; DISTRIBUTED TEST ARCHITECTURE; IMPLEMENTATION UNDER TESTS; OBSERVABILITY PROBLEMS;

CONTROLLABILITY;

EID: 32544456347     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44830-6_12     Document Type: Article

References (20)

1. S. Boyd and H. Ural, "The synchronization problem in protocol testing and its complexity," Information Processing Letters, vol. 40, pp. 131-136, 1991.
2. L. Cacciari and O. Rafiq, "Controllability and observability in distributed testing," Information and Software Technology, vol. 41, pp. 767-780, 1999.
3. W. Chen and H. Ural, "Synchronizable checking sequences based on multiple UIO sequences," IEEE/ACM Transactions on Networking, vol 3, pp. 152-157, 1995.
4. A. Gill, Intro. to the Theory of Finite-State Machines, New York: McGraw-Hill, 1962.
5. G. Gonenc, "A method for the design of fault detection experiments", IEEE Trans. on Computers, vol. 19, pp. 551-558, 1970.
6. S. Guyot and H. Ural, "Synchronizable checking sequences based on UIO sequences," Proc. IFIP IWPTS'95, Evry, France, 395-407, Sept. 1995.
7. F.C. Hennie, "Fault detecting experiments for sequential circuits", Proc. Fifth Ann. Symp. Switching Circuit Theory and Logical Design, pp. 95-110, Princeton, N.J., 1964.
8. R.M. Hierons and H. Ural, "UIO sequence based checking sequences for distributed test architectures", Accepted for publication in JIST.
9. ISO/IEC Information technology - Opens Systems Interconnection - Conformance testing methodology and framework, 9646-1, Part 1: General Concepts, 1995.
10. ISO/IEC Open Distributed Processing, Reference Model, 10748, Parts 1-4, 1995.
11. Z. Kohavi, Switching and Finite Automata Theory, McGraw-Hill, Inc.: New York, N.Y.
12. D. Lee and M. Yannakakis, "Testing finite state machines: State identification and verification," IEEE Transactions on Computers, vol. 43, pp. 306-320, 1994.
13. G. Luo, R. Dssouli, G. v. Bochmann, P. Venkataram and A. Ghedamsi, "Test generation with respect to distributed interfaces," Computer Standards and Interfaces, vol. 16, pp. 119-132, 1994.
14. K.K. Sabnani and A.T. Dahbura, "A protocol test generation procedure," Computer Networks, vol. 15, pp. 285-297, 1988.
15. B. Sarikaya and G. v. Bochmann, "Synchronization and specification issues in protocol testing," IEEE Transactions on Communications, vol. 32, pp. 389-395, Apr. 1984.
16. K.C. Tai and Y.C. Young, "Synchronizable test sequences of finite state machines," Computer Networks, vol. 13, pp. 1111-1134, 1998.
17. H. Ural and Z. Wang, "Synchronizable test sequence generation using UIO sequences," Computer Communications, vol.16, pp. 653-661, 1993.
18. H. Ural, X. Wu and F. Zhang, "On minimizing the lengths of checking sequences," IEEE Transactions on Computers, vol. 46, pp. 93-99, 1997.
19. D. Whittier, "Solutions to Controllability and Observability Problems in Distributed Testing," Master's thesis, University of Ottawa, Canada, 2001.
20. Y.C. Young and K.C. Tai, "Observation inaccuracy in conformance testing with multiple testers," Proc. IEEE WASET, 80-85, 1998.