State space reduction for process algebra specifications

Theoretical Computer Science

Volumn 351, Issue 2, 2006, Pages 131-145

  Garavel, Hubert ^a   Serwe, Wendelin ^a  

^a INRIA RHÔNE ALPES   (France)

Author keywords

C SAR; CADP; Compositional verification; Data flow analysis; Formal specification; Labeled transition system; LOTOS; Model checking; Process algebra

Indexed keywords

COMPUTER PROGRAMMING; COMPUTER SIMULATION; CONCURRENT ENGINEERING; CONSTRAINT THEORY; DATA REDUCTION; MATHEMATICAL MODELS; PROCESS CONTROL;

CÆSAR; CADP; COMPOSITIONAL VERIFICATION; DATA-FLOW ANALYSIS; FORMAL SPECIFICATION; LABELED TRANSITION SYSTEM; LOTOS; MODEL CHECKING; PROCESS ALGEBRA;

ALGEBRA;

EID: 31544463519     PISSN: 03043975     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.tcs.2005.09.064     Document Type: Conference Paper

References (17)

1. A.V. Aho, R. Sethi, and J.D. Ullman Compilers: Principles, Techniques and Tools 1986 Addison-Wesley Reading, MA
2. G. Ailloud, Verification in ECRINS of LOTOS programs, in: Towards Practical Verification of LOTOS Specifications - ESPRIT/SEDOS/C2/N89.2-Second Year Project Report, ESPRIT/SEDOS/C2/N48.1, Universiteit Twente, Enschede, 1986.
3. M. Bozga, J.-C. Fernandez, L. Ghirvu, State space reduction based on live variables analysis, in: A. Cortesi, G. Filé (Eds.), Proc. 6th Internat. Symp. on Static Analysis SAS '99, Venice, Italy, Lecture Notes in Computer Science, Vol. 1694, Springer, Berlin, 1999, pp. 164-178.
4. M. Bozga, J.-C. Fernandez, L. Ghirvu, S. Graf, J.-P. Krimm, and L. Mounier IF an intermediate representation and validation environment for timed asynchronous systems J. Wing J. Woodcock Proc. World Congress on Formal Methods in the Development of Computing Systems FM'99 Toulouse, France 1999 Springer Berlin
5. Y. Dong, and C.R. Ramakrishnan An optimizing compiler for efficient model checking J. Wu S.T. Chanson Q. Gao Formal Methods for Protocol Engineering and Distributed Systems, Proc. IFIP TC6 WG6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols FORTE XII and Protocol Specification Testing and Verification PSTV XIX Bejing, China 1999 Kluwer Academic Publishers 241 256
6. J.-C. Fernandez, M. Bozga, and L. Ghirvu State space reduction based on live variables analysis Sci. Computer Programming 47 2-3 2003 203 220
7. J. Galvez Londono, Analyse de flot de données dans un système parallèle, Mémoire de DEA, Institut National Polytechnique de Grenoble and Université Joseph Fourier, Grenoble, defended before a jury composed of Hubert Garavel, Farid Ouabdesselam, Claude Puech and Jacques Voiron, June 22 1993.
8. H. Garavel, Compilation et vérification de programmes LOTOS, Thèse de doctorat, Université Joseph Fourier, Grenoble, November 1989.
9. H. Garavel, F. Lang, R. Mateescu, An overview of CADP 2001, European Association for Software Science and Technology (EASST) Newsletter 4 (2002) 13-24.
10. also available as INRIA Technical Report RT-0254, December 2001.
11. H. Garavel, W. Serwe, State space reduction for process algebra specifications, in: C. Rattray, S. Maharaj, C. Shankland (Eds.), Proc. 10th Internat. Conf. on Algebraic Methodology and Software Technology AMAST'2004, Stirling, Scotland, UK, Lecture Notes in Computer Science, Vol. 3116, Springer, Berlin, 2004, pp. 164-180.
12. H. Garavel, and J. Sifakis Compilation and verification of LOTOS specifications L. Logrippo R.L. Probert H. Ural Proc. 10th Internat. Symp. on Protocol Specification, Testing and Verification Ottawa, Canada, IFIP 1990 North-Holland Publishing Company Amsterdam 379 394
13. S. Graf, J.-L. Richier, C. Rodríguez, J. Voiron, What are the limits of model checking methods for the verification of real life protocols?, in: J. Sifakis (Ed.), Proc. 1st Workshop on Automatic Verification Methods for Finite State Systems, Grenoble, France, Lecture Notes in Computer Science, Vol. 407, Springer, Berlin, 1989, pp. 275-285.
14. G.J. Holzmann, The engineering of a model checker: the Gnu i-Protocol case study revisited, in: D. Dams, R. Gerth, S. Leue, M. Massink (Eds.), Theoretical and Practical Aspects of SPIN Model Checking, Proc. 5th and 6th Internat. SPIN Workshops, Trento, Italy, Toulouse, France, Lecture Notes in Computer Science, Vol. 1680, Springer, Berlin, 1999, pp. 232-244.
15. ISO/IEC, LOTOS - a formal description technique based on the temporal ordering of observational behaviour, International Standard 8807, International Organization for Standardization - Information Processing Systems - Open Systems Interconnection, Geneva, September 1989.
16. R. Melton, D.L. Dill, Murphi Annotated Reference Manual, release 3.1, Updated by C. Norris Ip and Ulrich Stern. Available at 〈 http://verify.stanford.edu/dill/Murphi/Murphi3.1/doc/User.Manual 〉, 1996.
17. K. Yorav, and O. Grumberg Static analysis for state space reductions preserving temporal logics Formal Methods System Design 25 1 2004 67 96