A study of an evaluation methodology for unbuffered multistage interconnection networks

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages

  Aljundi, Ahmad Chadi ^a   Dekeyser, Jean Luc ^a   Kechadi, M Tahar ^b   Scherson, Isaac D ^c  

^a UNIV LILLE   (France)

^b UNIVERSITY COLLEGE DUBLIN   (Ireland)

^c University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED PARAMETER NETWORKS;

EVALUATION METHODOLOGIES; KEY FACTORS; MULTISTAGE INTERCONNECTION NETWORK; OMEGA NETWORKS; PARALLEL COMPUTER; PERFORMANCE FACTORS;

COMPUTER NETWORKS;

EID: 3042627422     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213498     Document Type: Conference Paper

References (25)

1. D. P. Agrawal. Graph theoretical analysis and design of multistage interconnection networks. IEEE. Trans. Comp., C-32(7):637-648, Jul. 1983.
2. A. C. Aljundi, J.-L. Dekeyser, M.-T. Kechadi, and I. D. Scherson. Comparative simulations and performance evaluation of mcrb networks using multidimensional queue management. In Proc. Int'l Symp. on Performance Evaluation of Computer and Telecommunication Systems, pages 288-296, San Diego, USA, July 2002.
3. B. D. Alleyne. Methodologies for Analysis and Design of Data Routers in Large SIMD Computers. PhD thesis, Princton Univ., June 1994.
4. B. Arden and H. Lee. Analysis of chordal ring networks. IEEE Transactions on Computers, 30(4):291-295, April 1981.
5. B. Arden and K.-T. Tang. Routing for generalized chordal rings. In Proc. ACM 18th Computer Science Conf., pages 271-275, February 1990.
6. D. G. Cantor. On non-blocking switching networks. Networks, 1(4):367-377, 1971.
7. S. Cheemalavagu and M. Malek. Analysis and simulation of banyan interconnection networks with 2x2, 4x4 and 8x8 switching elements. In Proc. Real-Time Syst. Symp., pages 83-89, 1982.
8. C. Clos. A study of non-blocking switching networks. Bell system tech. journal, 32(2):406-424, Mar. 1953.
9. S. Ghozati. Miltidimensional token ring networks: Routing and operation. Journal of Computers and Electrical Engineering, 23(3):151-164, 1997.
10. K. Hwang and F. Briggs. Computer Architecture and Parallel Processing, 5th printing. McGraw-Hill series in computer organization and architecture. McGraw-Hill International Editions, 1989.
11. M. T. Kechadi. A study of a new processor-memory interconnection network for mutliprocessor systems. IEEE Journal of Parallel and Distributed Systems, 2002, (In Press).
12. C. P. Kruskal and M. Snir. The performance of multistage interconnection networks for mutliprocessors. IEEE Trans. Comput., C-32(12):1091-1098, Dec. 1983.
13. D. A. Lawrie. Access and alignment of data in an array processor. IEEE Trans. Comput., C-24(12):1145-1155, Dec. 1975.
14. J. Lenfant. Parallel permutations of data: A benes network control algorithm for frequently used permutations. IEEE Trans. Comp., C-27:637-647, July 1978.
15. Y.-S. Liu. Architecture and performance of processormemory interconnection networks for MIMD shared memory parallel processing systems. PhD thesis, New York University, 1990.
16. A. Merchant. Analytical Models for the Performance Analysis of Banyan Networks. PhD thesis, Stanford University, 1991.
17. B. Parhami and D.-M. Kwai. Periodically regular chordal rings. IEEE Transactions on parallel and Distributed Systems, 10(6):658-767, Jun. 1999.
18. J. H. Patel. Processor-memory interconnections for mutliprocessors. In Proc. 6th Annu. Symp. on Comput. Arch. Newyork, pages 168-177, 1979.
19. J. H. Patel. Performance of processor-memory interconnections for multiprocessors. IEEE. Trans. Comput., C-30(10):771-780, Oct. 1981.
20. I. D. Scherson. Orthogonal graphs for the construction of a class of interconnection networks. IEEE Trans. Parallel and Distributed Systems, 2(1):3-19, Jan. 1991.
21. I. D. Scherson and A. S. Youssef. Interconnection networks for high-performance parallel computers. IEEE computer society press, 1994.
22. H. S. Stone. Parallel processing with perfect shuffle. IEEE Trans. Comput., C-20(2):153-161, Feb. 1971.
23. T. Szymanski and V. Hamacher. On the permutation capability of multistage interconnection networks. IEEE Trans. Comp., C-36(7):810-822, Jul. 1987.
24. T. Szymanski and V. Hamacher. On the universality of multistage interconnection networks. In Interconnection Networks for High-Performance Parallel Computers, pages 73-101. IEEE Computer Society Press, 1994.
25. G. Zimmerman and A. Esfahanian. Chordal rings as faulttolerant loops. Discrete Applied Mathematics, 37/38:563-573, July 1992.