-
1
-
-
0020777183
-
Graph theoretical analysis and design of multistage interconnection networks
-
Jul.
-
D. P. Agrawal. Graph theoretical analysis and design of multistage interconnection networks. IEEE. Trans. Comp., C-32(7):637-648, Jul. 1983.
-
(1983)
IEEE. Trans. Comp.
, vol.C-32
, Issue.7
, pp. 637-648
-
-
Agrawal, D.P.1
-
2
-
-
3042622735
-
Comparative simulations and performance evaluation of mcrb networks using multidimensional queue management
-
San Diego, USA, July
-
A. C. Aljundi, J.-L. Dekeyser, M.-T. Kechadi, and I. D. Scherson. Comparative simulations and performance evaluation of mcrb networks using multidimensional queue management. In Proc. Int'l Symp. on Performance Evaluation of Computer and Telecommunication Systems, pages 288-296, San Diego, USA, July 2002.
-
(2002)
Proc. Int'l Symp. on Performance Evaluation of Computer and Telecommunication Systems
, pp. 288-296
-
-
Aljundi, A.C.1
Dekeyser, J.-L.2
Kechadi, M.-T.3
Scherson, I.D.4
-
4
-
-
0019555124
-
Analysis of chordal ring networks
-
April
-
B. Arden and H. Lee. Analysis of chordal ring networks. IEEE Transactions on Computers, 30(4):291-295, April 1981.
-
(1981)
IEEE Transactions on Computers
, vol.30
, Issue.4
, pp. 291-295
-
-
Arden, B.1
Lee, H.2
-
6
-
-
0015476495
-
On non-blocking switching networks
-
D. G. Cantor. On non-blocking switching networks. Networks, 1(4):367-377, 1971.
-
(1971)
Networks
, vol.1
, Issue.4
, pp. 367-377
-
-
Cantor, D.G.1
-
7
-
-
3042629786
-
Analysis and simulation of banyan interconnection networks with 2x2, 4x4 and 8x8 switching elements
-
S. Cheemalavagu and M. Malek. Analysis and simulation of banyan interconnection networks with 2x2, 4x4 and 8x8 switching elements. In Proc. Real-Time Syst. Symp., pages 83-89, 1982.
-
(1982)
Proc. Real-Time Syst. Symp.
, pp. 83-89
-
-
Cheemalavagu, S.1
Malek, M.2
-
8
-
-
84944260529
-
A study of non-blocking switching networks
-
Mar.
-
C. Clos. A study of non-blocking switching networks. Bell system tech. journal, 32(2):406-424, Mar. 1953.
-
(1953)
Bell System Tech. Journal
, vol.32
, Issue.2
, pp. 406-424
-
-
Clos, C.1
-
9
-
-
0009671397
-
Miltidimensional token ring networks: Routing and operation
-
S. Ghozati. Miltidimensional token ring networks: Routing and operation. Journal of Computers and Electrical Engineering, 23(3):151-164, 1997.
-
(1997)
Journal of Computers and Electrical Engineering
, vol.23
, Issue.3
, pp. 151-164
-
-
Ghozati, S.1
-
10
-
-
84947216735
-
Computer architecture and parallel processing
-
McGraw-Hill series in computer organization and architecture. McGraw-Hill International Editions
-
K. Hwang and F. Briggs. Computer Architecture and Parallel Processing, 5th printing. McGraw-Hill series in computer organization and architecture. McGraw-Hill International Editions, 1989.
-
(1989)
5th Printing
-
-
Hwang, K.1
Briggs, F.2
-
11
-
-
84947223437
-
A study of a new processor-memory interconnection network for mutliprocessor systems
-
(In Press)
-
M. T. Kechadi. A study of a new processor-memory interconnection network for mutliprocessor systems. IEEE Journal of Parallel and Distributed Systems, 2002, (In Press).
-
(2002)
IEEE Journal of Parallel and Distributed Systems
-
-
Kechadi, M.T.1
-
12
-
-
0020894692
-
The performance of multistage interconnection networks for mutliprocessors
-
Dec.
-
C. P. Kruskal and M. Snir. The performance of multistage interconnection networks for mutliprocessors. IEEE Trans. Comput., C-32(12):1091-1098, Dec. 1983.
-
(1983)
IEEE Trans. Comput.
, vol.C-32
, Issue.12
, pp. 1091-1098
-
-
Kruskal, C.P.1
Snir, M.2
-
13
-
-
0016624050
-
Access and alignment of data in an array processor
-
Dec.
-
D. A. Lawrie. Access and alignment of data in an array processor. IEEE Trans. Comput., C-24(12):1145-1155, Dec. 1975.
-
(1975)
IEEE Trans. Comput.
, vol.C-24
, Issue.12
, pp. 1145-1155
-
-
Lawrie, D.A.1
-
14
-
-
0017995340
-
Parallel permutations of data: A benes network control algorithm for frequently used permutations
-
July
-
J. Lenfant. Parallel permutations of data: A benes network control algorithm for frequently used permutations. IEEE Trans. Comp., C-27:637-647, July 1978.
-
(1978)
IEEE Trans. Comp.
, vol.C-27
, pp. 637-647
-
-
Lenfant, J.1
-
19
-
-
0019625072
-
Performance of processor-memory interconnections for multiprocessors
-
Oct.
-
J. H. Patel. Performance of processor-memory interconnections for multiprocessors. IEEE. Trans. Comput., C-30(10):771-780, Oct. 1981.
-
(1981)
IEEE. Trans. Comput.
, vol.C-30
, Issue.10
, pp. 771-780
-
-
Patel, J.H.1
-
20
-
-
0025720919
-
Orthogonal graphs for the construction of a class of interconnection networks
-
Jan.
-
I. D. Scherson. Orthogonal graphs for the construction of a class of interconnection networks. IEEE Trans. Parallel and Distributed Systems, 2(1):3-19, Jan. 1991.
-
(1991)
IEEE Trans. Parallel and Distributed Systems
, vol.2
, Issue.1
, pp. 3-19
-
-
Scherson, I.D.1
-
22
-
-
0015017871
-
Parallel processing with perfect shuffle
-
Feb.
-
H. S. Stone. Parallel processing with perfect shuffle. IEEE Trans. Comput., C-20(2):153-161, Feb. 1971.
-
(1971)
IEEE Trans. Comput.
, vol.C-20
, Issue.2
, pp. 153-161
-
-
Stone, H.S.1
-
23
-
-
0023385490
-
On the permutation capability of multistage interconnection networks
-
Jul.
-
T. Szymanski and V. Hamacher. On the permutation capability of multistage interconnection networks. IEEE Trans. Comp., C-36(7):810-822, Jul. 1987.
-
(1987)
IEEE Trans. Comp.
, vol.C-36
, Issue.7
, pp. 810-822
-
-
Szymanski, T.1
Hamacher, V.2
|