|
Volumn , Issue , 2004, Pages 161-164
|
Design and measurements of test element group wafer thinned to 10 μm for 3D system in package
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
CRYSTAL DEFECTS;
DIGITAL CIRCUITS;
DIODES;
ELECTRIC CONDUCTIVITY;
HEAT RADIATION;
MOSFET DEVICES;
PASSIVATION;
THRESHOLD VOLTAGE;
ELECTRO-CHEMICAL PLATING;
INTERCONNECTION BUMPS;
TEST ELEMENT GROUPS (TEG);
SILICON WAFERS;
|
EID: 3042611449
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (15)
|
References (6)
|