Design and analysis of profile-based optimization in Compaq's compilation tools for alpha

Journal of Instruction-Level Parallelism

Volumn 2, Issue , 2000, Pages

  Cohn, Robert ^a   Lowney, P Geoffrey ^a  

^a HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COST MODELS; MICROSOFT (CO); PROFILE-BASED OPTIMIZATIONS; REGISTER ALLOCATION;

CODES (SYMBOLS); COMPUTER OPERATING SYSTEMS; COMPUTER PROGRAMMING; DATA PROCESSING; DECISION MAKING; FORTRAN (PROGRAMMING LANGUAGE); OPTIMIZATION; PROGRAM COMPILERS;

COMPUTER SCIENCE;

EID: 3042593069     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (25)

1. H. Rotithor, K. Harris, and M. Davis, "Measurement and Analysis of C and C++ Performance," Digital Technical Journal, vol. 10, no. 1 (1999): 32-47
2. L. Wilson, C. Neth, and M. Rickabaugh, "Delivering Binary Object Modification Tools for Program Analysis and Optimization," Digital Technical Journal, vol. 8, no. 1 (1996): 18-31.
3. R. Johnson, "An Approach to Global Register Allocation," Ph.D. thesis, Carnegie-Mellon University, December 1975.
4. W. Hwu and P. Chang, "Achieving High Instruction Cache Performance with an Optimizing Compiler," Proceedings of the Sixteenth Annual International Symposium on Computer Architecture, Jerusalem, Israel (June 1989).
5. K. Pettis and R. Hansen, "Profile Guided Code Positioning," Proceedings of the ACM SIGPLAN'90 Conference on Programming Language Design and Implementation, White Plains, N.Y. (June 1990): 16-27.
6. S. McFarling, "Program Optimization for Instruction Caches," ASPLOS III Proceedings, Boston, Mass. (April 1989): 183-193.
7. Information about the SPEC benchmarks is available from the Standard Performance Evaluation Corporation at http://www.specbench.org/.
8. D.S. Blickstein, P.W. Craig, C.S. Davidson, R.N. Faiman, K.D. Glossop, R.P. Grove, S.O. Hobbs, and W.B. Noyce. "The GEM Optimizing Compiler System," Digital Technical Journal, vol. 4, no. 4 (1992): 121-136.
9. R. Cohn, D. Goodwin, and P.G. Lowney, "Optimizing Alpha Executables on Windows NT with. Spike," Digital Technical Journal, vol. 9, no. 4 (1997): 3-20.
10. A. Aho, R. Sethi, and J. Ullman, Compilers: Principles, Techniques, and Tools (Reading, Mass.: Addison-Wesley, 1985).
11. J. Fisher, "Trace Scheduling: A Technique for Global Microcode Compaction," IEEE Transactions on Computers, C-30, 7 (July 1981): 478-490.
12. P. Chang, S. Mahlke, and W. Hwu, "Using Profile Information to Assist Classic Code Optimizations," Software-Practice and Experience, vol. 21, no. 12(1991): 1301-1321.
13. P. G. Lowney, S. M. Freudenberger, T. J. Karzes, W. D. Lichtenstein, R. P. Nix, J. O'Donnell, and J. C.., "The Multiflow Trace Scheduling Compiler," The Journal of Supercomputing, vol. 7, no. 1/2 (1993): 51-142.
14. J. Anderson, L. M. Berc, J. Dean, S. Ghemawat, M. R. Henzinger, S.-T. Leung, R. L. Sites, M. T. Vandevoorde, C. A. Waldspurger, and W. E. Weihl, "Continuous Profiling: Where Have All the Cycles Gone?" Proceedings of the Sixteenth ACM Symposium on Operating System Principles, Saint-Malo, France (October 1997): 1-14.
15. W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. O. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery, "The Superblock: An Effective Technique for VLIW and Superscalar Compilation," The Journal of Supercomputing, Kluwer Academic Publishers, 1993, pp. 229-248.
16. F. Chow, "Minimizing register usage penalty at procedure calls," In Proceedings of the ACM SIGPLAN'88 Conference on Programming Language Design and Implementation (PLDI), pages 85-94, Atlanta, Georgia, 22-24 June 1988. SIGPLAN Notices 23(7), July 1988.
17. F. Chow, "Minimizing register usage penalty at procedure calls," In Proceedings of the ACM SIGPLAN'88 Conference on Programming Language Design and Implementation (PLDI), pages 85-94, Atlanta, Georgia, 22-24 June 1988. SIGPLAN Notices 23(7), July 1988.
18. "Compiler Writer's Guide for the Alpha 21264," http://ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library. html
19. W. Schmidt, R. Roediger, C. Mestad, B. Mendelson, I. Shavit-Lottem, and V. Bortnikov-Sitnitsky, "Profile-directed restructuring of operating system code," IBM Systems Journal 37, No. 2 (1998): 270-297
20. A. Ayers, et al., "Scalable Cross-Module Optimization," In Proceedings of the ACM SIGPLAN'98 Conference on Programming Language Design and Implementation, Montreal, Canada (June 1998): 301-312.
21. T. Kawaf, D. J. Shakshober, and D. C. Stanley., "Performance Analysis Using Very Large Memory on the 64-bit AlphaServer System," Digital Technical Journal, vol. 8, no. 3 (1996): 58-65
22. O. Traub, G. Holloway, and M. Smith. "Quality and Speed in Linear-scan Register Allocation," Proc. ACM SIGPLAN 1998 Conference on Programming Language Design and Implementation, pp. 142-151, June 1998
23. Information about compiler switches can be found at: http://www.unix. digital.com/faqs/publications/base_doc/DOCUMENTATION/V50_HTML/REFPSHLF.HTM
24. G. Albert, "A Transparent Method for Correlating Profiles with Source Programs," Proceedings of the Second Workshop on Feedback Directed Optimization, November, 1999.
25. K. Chow and Y. Wu, "Feedback-Directed Selection and Characterization of Compiler Optimizations," Proceedings of the Second Workshop on Feedback Directed Optimization, November, 1999