Platform based on open-source cores for industrial applications

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1014-1019

  Bolado, M ^a   Posadas, H ^a   Castillo, J ^a   Huerta, P ^a   Sanchez P ^a   Sanchez C ^b   Fouren, H ^b   Blasco, F ^b  

^a UNIVERSITY OF CANTABRIA   (Spain)

^b Design of Systems on Silicon DS2   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CPU; ELECTRONIC SYSTEM DESIGN; OPEN-SOURCE SOFTWARE; DESIGN COMPLEXITY; HARDWARE DEVELOPMENT; INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS; OPEN ARCHITECTURE; OPEN-SOURCE INITIATIVES; OPEN-SOURCE MODEL; SOFTWARE DEVELOPMENT TOOLS;

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE REUSABILITY; PRODUCT DESIGN; PROGRAM PROCESSORS; SOFTWARE ENGINEERING; SYNCHRONIZATION; SYSTEMS ANALYSIS; COMPUTER OPERATING SYSTEMS; EXHIBITIONS; INDUSTRIAL APPLICATIONS;

SEMICONDUCTOR DEVICE MANUFACTURE; DESIGN;

EID: 3042565360     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269026     Document Type: Conference Paper

References (23)

1. The International Technology Roadmap For Semiconductors. 2001 Edition. http://public.itrs.net/Files/2001ITRS/home.htm
2. http://www.vsi.org/
3. P. Bricaud, M. Keating. Reuse Methodology Manual. Kluwer Academic Publisher. 1998.
4. http://www.us.design-reuse.com/
5. G. Saucier, T. Pfirst, M. Have, M. Radetzki, P. Neuman. IP Transfer: a mapping problem. IP-Based SoC Design Workshop. 2002.
6. W. Savage, J. Chilton, R. Camposano. IP Reuse in the System on Chip Era. ISSS'00. 2000.
7. D. Lammers. VSIA's new leader has 'revitalization' plan. Eedesign. March 17, 2003.
8. A. Dey, J. Moudy. Cost Savings via Reuse. Electronic Design Process Workshop (EDP), 2002
9. th Design Automation Conference. DAC'01. 2001.
10. J. Ganssle. The Failure of Reuse. Embedded.com. December 14, 2001.
11. OPENCORES-Project: OpenRISC 1000. http://www.opencores.org/projects/or1k/
12. RTEMS. http://www.rtems.com/RTEMS/rtems.html
13. uClinux - Embedded Linux Microcontroller Project - Home Page. http://www.uclinux.org
14. WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores. OpenCores, September 7, 2002
15. J.L. Hennessy and D.A. Patterson. Computer Architecture. A Quantitive Approach. Morgan Kaufmann Publishers, San Mateo, CA, second edition, 1996
16. Andrew Cagney. What is multi-arch. Cygnus Solutions, 1999. Available:http://sources.redhat.com/gdb/papers/multiarch/whatis.html
17. T. Anderson. A preview of VSIA Functional Verification Deliverables. VSIA European Forum. March 3, 2003.
18. J. Rose, S. Swan. SCV Randomization. August 13, 2003. http://www.testbuilder.net/reports/scv_randomization.pdf
19. Anthony J. Massa. Embedded Software Development with eCos. Prentice Hall, 2002.
20. SystemC Verification Standard Specification. December 8, 2002. www.systemc.org.
21. http://www.openmore.com/
22. OpenCores Coding Guidelines. Rev 1.2. July 14, 2003. http://www. opencores.org/tmp/cvsget_cache/common/opencores_coding_guidelines.pdf
23. R. Usselmann. Verification Strategies. Rev 0.1. February 4, 2001. http://www.opencores.org/tmp/cvsget_cache/common/ver_plan.pdf