A unified design space for regular parallel prefix adders

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1386-1387

  Ziegler, Matthew M ^a   Stan, Mircea R ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

Author keywords

Brent Kung adder; Han Carlson adder; Kogge Stone adder; Parallel prefix adder

Indexed keywords

BRENT KUNG ADDERS; HAN CARLSON ADDERS; KOGGE STONE ADDERS; PARALLEL PREFIX ADDERS; DESIGN SPACES; FAN-OUT; PARALLEL PREFIX ADDER; THREE DIMENSIONS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DIGITAL ARITHMETIC; FORMAL LOGIC; MATRIX ALGEBRA; PARALLEL ALGORITHMS; VLSI CIRCUITS; EXHIBITIONS;

ADDERS; DESIGN;

EID: 3042513482     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269100     Document Type: Conference Paper

References (11)

1. R. P. Brent, H. T. Kung. A regular layout for parallel adders. IEEE Tr. Comp., C-31(3):260-264, Mar. 1982.
2. F. K. Gurkaynak et al. Higher radix KS parallel prefix adder architectures. ISCAS, May 2000.
3. T. Han, D. A. Carlson. Fast area-efficient VLSI adders. In 8th Symp. on Comp. Arithmetic, May 1987.
4. S. Knowles. A family of adders. In Symp. on Comp. Arithmetic, Apr. 1999.
5. P. Kogge, H. Stone. A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Tr. Comp., C-22(8):786-793, Aug. 1973.
6. R. E. Ladner, M. J. Fischer. Parallel prefix computation. Journal of the ACM, 27(4):831-838, Oct. 1980.
7. A. Beaumont-Smith, C.-C. Lim. Parallel prefix adder design. In Symp. on Comp. Arithmetic, Jun. 2001.
8. H. Ling. High speed binary adder. IBM Journal of R&D, 25(3):156-166, May 1981.
9. M. M. Ziegler and M. R. Stan. Flexible IP blocks for customized synthesis, In International ASIC Conference, Sept. 2001.
10. M. M. Ziegler and M. R. Stan. Optimal logarithmic adder structures with a fanout of two. In ISCAS, May 2001.
11. n + 1) addition and multiplication. In Symp. on Comp. Arithmetic, Apr. 1999.