Extending path profiling across loop backedges and procedure boundaries

International Symposium on Code Generation and Optimization, CGO

Volumn , Issue , 2004, Pages 251-262

  Tallam, Sriraman ^a   Zhang, Xiangyu ^a   Gupta, Rajiv ^a  

^a University of Arizona   (United States)

Author keywords

Instruction scheduling; Overlapping path profiles; Path profiles; Profile guided optimization

Indexed keywords

INSTRUCTION SCHEDULING; OVERLAPPING PATH PROFILES; PATH PROFILES; PROFILE GUIDED OPTIMIZATION;

ALGORITHMS; BENCHMARKING; GRAPH THEORY; ITERATIVE METHODS; OPTIMIZATION; PARAMETER ESTIMATION;

SCHEDULING;

EID: 3042511950     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2004.1281679     Document Type: Conference Paper

References (22)

1. G. Ammons and J.R. Larus, "Improving Data Flow Analysis with Path Profiles," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 72-84, Montreal, Canada, 1998.
2. T. Apiwattanapong and M.J. Harrold, "Selective Path Profiling," ACM SIGPLAN-SIGSOFT Workshop on Program Analysis for Software Tools and Engineering (PASTE), pages 35-42, Charleston, South Carolina, 2002.
3. T. Ball, and J. Larus, "Efficient Path Profiling," IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 46-57, Paris, France, December 1996.
4. T. Ball, P. Mataga, and M. Sagiv, "Edge Profiling versus Path Profiling: The Showdown," ACM Symposium on Principles of Programming Languages (POPL), pages 134-148, San Diego, CA, January 1998.
5. R. Bodik, R. Gupta, and M.L. Soffa, "Interprocedural Conditional Branch Elimination," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 146-158, Las Vegas, Nevada, June 1997.
6. R. Bodik and R. Gupta, "Partial Dead Code Elimination using Slicing Transformations," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 159-170, Las Vegas, Nevada, June 1997.
7. R. Bodik, R. Gupta and M.L. Soffa, "Complete Removal of Redundant Expressions," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 1-14, Montreal, Canada, June 1998.
8. R. Bodik, R. Gupta, and M.L. Soffa, "Load-Reuse Analysis: Design and Evaluation," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 64-76, Atlanta, Georgia, May 1999.
9. R. Bodik, R. Gupta, and V. Sarkar, "ABCD: Eliminating Array Bounds Checks on Demand," ACM SIGPIAN Conference on Programming Language Design and Implementation (PLDI), pages 321-333, Vancouver B.C., Canada, June 2000.
10. E. Duesterwald and V. Bala, "Software Profiling for Hot Path Prediction: Less is More," ACM 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 202-211, Nov. 2000.
11. J.A. Fisher, "Trace Scheduling: A Technique for Global Microcode Compaction," IEEE Transactions on Computers, C-30:478-490, 1981.
12. R. Gupta, D. Berson, and J.Z. Fang, "Resource-Sensitive Profile-Directed Data Flow Analysis for Code Optimization," IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 558-568, December 1997
13. R. Gupta, D. Berson, and J.Z. Fang, "Path Profile Guided Partial Dead Code Elimination Using Predication," International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 102-115, San Francisco, 1997.
14. R. Gupta, D. Berson, and J.Z. Fang, "Path Profile Guided Partial Redundancy Elimination Using Speculation," IEEE International Conference on Computer Languages (ICCL), pages 230-239, Chicago, Illinois, May 1998.
15. R. Joshi, M. Bond, and C. Zilles, "Targeted Path Profiling: Lower Overhead Path Profiling for Staged Dynamic Optimization Systems," IEEE-ACM International Symposium on Code Generation and Optimization (CGO), March 2004.
16. J.R. Larus, "Whole Program Paths," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 259-269, Atlanta, GA, may 1999.
17. D. Melski and T. Reps, "Interprocedural Path Profiling," 8th International Conference on Compiler Construction (CC), pages 47-62, LNCS 1575, Springer-Verlag, 1999.
18. G. Ramalingam, "Data Flow Frequency Analysis," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 267-277, Philadelphia, 1996.
19. The Trimaran Compiler Research Infrastructure. Tutorial Notes, November 1997.
20. C. Young and M.D. Smith, "Better Global Scheduling Using Path Profiles," IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 115-123, 1998.
21. C. Young and M.D. Smith, "Improving the Accuracy of Static Branch Prediction Using Branch Prediction," ACM 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 232-241, October 1994.
22. Y. Zhang and R. Gupta, "Timestamped Whole Program Path Representation and its Applications," ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 180-190, Snowbird, Utah, June 2001.