Fault tolerant solid state mass memory for space applications

IEEE Transactions on Aerospace and Electronic Systems

Volumn 41, Issue 4, 2005, Pages 1353-1372

  Cardarilli, G C ^a   Ottavi, M ^b   Pontarelli, S ^a   Re, Marco ^a   Salsano, A ^a  

^a UNIVERSITY OF ROME TOR VERGATA   (Italy)

^b Northeastern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER SIMULATION; DYNAMIC RANDOM ACCESS STORAGE; ERROR CORRECTION; FAULT TOLERANT COMPUTER SYSTEMS; RELIABILITY;

COMMERCIAL OFF THE SHELF (COTS); REED-SOLOMON (RS) CODES; SOLID STATE MASS MEMORIES (SSMMS);

SPACE APPLICATIONS;

EID: 29844432425     PISSN: 00189251     EISSN: None     Source Type: Journal    
DOI: 10.1109/TAES.2005.1561889     Document Type: Article

References (37)

1. Kluth, M. P., Simon, F. Le Gall, J. Y., and Muller, E. Design of a fault tolerant 100 gbits solid-state mass memory for satellites. In Proceedings of 14th VLSI Test Symposium, 1996, 281-286.
2. Fichna, T., Gartner, M., Gliem, F., and Rombeck, F. Fault-tolerance of spacebome semiconductor mass memories. In Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing, Digest of Papers, 1998, 408-413.
3. Fox, J., Abare, W. E., and Ross, A. Suitability of cots ibm 64mb dram in space. In Proceedings of Fourth European Conference on Radiation and Its Effects on Components and Systems (RADECS 97), 1997, 240-244.
4. Underwood, C. I., and Oldfield, M. K. Observations on the reliability of cots-device-based solid state data recorders operating in low-Earth orbit. IEEE Transactions on Nuclear Science, 47, 4 (June 2000), 647-653.
5. Parkes, S. M. Spacewire: The standard. In DASIA'99, 1999, vol. (ESA SP-447) (ISBN 92 9092 788 7), 111-116.
6. Cardarilli, G. C., Marinucci, P., Ottavi, M., and Salsano, A. A fault-tolerant 176 gbit solid state mass memory architecture. In Proceedings of the International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '00), 2000, 173-180.
7. Oldham, T. R., Bennett, K. W., Beaucour, J., Carriere, T., Polvey, C., and Garnier, P. Total dose failures in advanced electronics from single ions. IEEE Transactions on Nuclear Science, 40, 6 (Dec. 1993), 1820-1830.
8. Johnston, A. H. Radiation effects in advanced microelectronics technologies. IEEE Transactions on Nuclear Science, 45, 3 (June 1998), 1339-1354.
9. European Space Agency SpaceWire Homepage: http://www.estec.esa.nl/tech/ spacewire/index.html.
10. Maeusli, D., Teston, F., Vuilleumier, P., and Harboe-Sorensen, R. ESA developments in solid sate mass memories. Preparing for the Future, (ESA Publication Division), 5, 2 (June 1995).
11. MIL-STD-1553.
12. Ziegler, J. F., and Nelson, M. E., et al. Cosmic ray soft error rates of 16-mb dram memory chips IEEE Journal of Solid-State Circuits, 33, 2 (Feb. 1998).
13. Bertazzoni, S., Cardarilli, G. C., Di Giovenale, D., Grande, G. C., Piergentili, D., Salmeri, M., Salsano, A., and Sperandei, S. Failure tests on 64mb sdram in radiation environment. In Proceedings of the International Symposium on Defect and Fault Tolerance in VLSI Systems, (DFT '99), 1999, 158-164.
14. Blahut, R. E. Theory and Practice of Error Control Codes. Reading, MA: Addison-Wesley, 1983.
15. Paar, C., and Rosner, M. Comparison of arithmetic architectures for reed-solomon decoders in reconfigurable hardware. In Proceedings of the Symposium on Field-Programmable Custom Computing Machines, Apr. 1997, 219-225.
16. Wilhelm, W. A new scalable VLSI architecture for Reed-Solomon decoders. IEEE Journal of Solid-State Circuits, 34 (Mar. 1999), 388-396.
17. Kwon, S., and ShinDept, H. An area-efficient VLSI architecture of a Reed-Solomon decoder/encoder for digital VCRs. IEEE Transactions on Consumer Electronics, 43 (Nov. 1997), 1019-1027.
18. Mahmood, A., and McCluskey, E. J. Concurrent error detection using watchdog processors - A survey. IEEE Transactions on Computers, 37, 2 (Feb. 1988), 160-174.
19. Saxena, N. R., and McCluskey, E. J. Parallel signature analysis design with bounds on aliasing. IEEE Transactions on Computers, 46, 4 (Apr. 1997), 425-438.
20. Cardarilli, G. C., Marinucci, P., and Salsano, A. Development of an evaluation model for the design of fault-tolerant solid state mass memory. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS2000), vol. 2, May 2000, 673-676.
21. MIL-HDBK 338 B-6.3.5.
22. Cardarilli, G. C., Leandri, A., Marinucci, P., Ottavi, M., Pontarelli, S., Re, M., and Salsano, A. Design of a fault tolerant solid state mass memory. IEEE Transactions on Reliability, 52, 4 (Dec. 2003). 476-491.
23. Labeau, F., Desset, C., Macq, B., and Vandendorpe, L. Approximating the protection offered by a channel code in terms of bit error rate. In Proceedings of the European Signal Processing Conference, Rhodes, Greece, 1999.
24. Saleh, A. M., Serrano, J. J., and Patel, J. H. Reliability of scrubbing recovery-techniques for memory systems. IEEE Transactions on Reliability, 39 (Apr. 1990), 114-122.
25. Cardarilli, G. C., Ottavi, M., Pontarelli, S., and Salsano, A. A fault tolerant hardware based file system manager for solid state mass memory. In Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS 2003), vol. 5, V-649-V-652.
26. Meyer, J. F. On evaluating the performability of degradable computing systems. IEEE Transactions on Computers, C-29 (Aug. 1980), 720-731.
27. Lala, P. K. Fault Tolerant and Fault Testable Hardware Design. Englewood Cliffs, NJ: Prentice-Hall, 1985.
28. Gracia, J., Baraza, J. C., Gil, D., and Gil, P. J. Comparison and application of different vhdl-based fault injection techniques. In Proceedings of International Symposium on Defect and Fault Tolerance in VLSI Systems, 2001, 233-241.
29. Parrotta, B., Rebaudengo, M., Reorda, M. S., and Violante, M. New techniques for accelerating fault injection in VHDL descriptions. In Proceedings of 6th IEEE International On-Line Testing Workshop, 2000, 61-66.
30. Jenn, E., Arlat, J., Rimen, M., Ohlsson, J., and Karlsson, J. Fault injection into VHDL models: The mefisto tool. In Proceedings of 24th International Fault Tolerant Computing Symposium (FTCS-24), Austin, TX, June 1994, 66-75.
31. Cardarilli, G. C., Kaddour, F., Leandri, A., Ottavi, M., Pontarelli, S., and Velazco, R. Bit flip injection in processor-based architectures: A case study. In Proceedings of 8th IEEE International On-Line Testing Workshop (IOLTW02), Isle of Bendor, France, July 2002.
32. Berger, G., Ryckewaert, G., Harboe-Sorensen, R., and Adams, L. Cyclone - A multipurpose heavy ion, proton and neutron see test site. In RADECS Radiation and its effects on Components and Systems.
33. Aldec, Inc. Active-HDL, VHDL Reference Guide, Apr. 2001.
34. Ottavi, M., Pontarelli, S., Re, M., Salsano, A., Cardarilli, G. C., and Leandri, A. A methodology for program-flow checking in microcontrollers: Checker design and performance evaluation. Internal report, available upon request.
35. National Semiconductors Inc. Homepage:http://www.national.com.
36. Xilinx Inc. Homepage:http://www.xilinx.com.
37. The Dini Group Homepage:http://www.dinigroup.com.