메뉴 건너뛰기




Volumn 47, Issue 12, 2000, Pages 2326-2333

Threshold voltage reduction model for buried channel PMOSFETs using quasi-2-D poisson equation

Author keywords

Buried channel; Counter doping; Pmosfet; Quasi 2 D; Threshold voltage reduction

Indexed keywords


EID: 2942695991     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.887015     Document Type: Article
Times cited : (2)

References (17)
  • 2
    • 0030285446 scopus 로고    scopus 로고
    • μm buried p-channel MOSFET's," IEEE Trans. Electron Devices, vol. 43, pp. 1942-1949, 1996.
    • P. Shamarao and M. C. Ozturk, "A study on channel design for 0.1 μm buried p-channel MOSFET's," IEEE Trans. Electron Devices, vol. 43, pp. 1942-1949, 1996.
    • "A Study on Channel Design for 0.1
    • Shamarao, P.1    Ozturk, M.C.2
  • 16


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.