Calligrapher: A new layout migration engine based on geometric closeness

Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004

Volumn , Issue , 2004, Pages 25-30

  Fang, Fang ^a   Zhu, Jianwen ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATION; COMPUTATIONAL COMPLEXITY; GRAPH THEORY; INTELLECTUAL PROPERTY; LINEAR PROGRAMMING; MICROPROCESSOR CHIPS; MULTIPLEXING; OPTIMIZATION; PERTURBATION TECHNIQUES; PROBLEM SOLVING; TOPOLOGY; TRANSISTORS;

DATA PATH; LINEAR PROGRAMMING SOLVER (LPS); MULIPLEXERS; SYSTEM-ON-CHIPS (SOC);

COMPUTER SCIENCE;

EID: 2942650791     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/isqed.2004.1283645     Document Type: Conference Paper

References (12)

1. John K.Ousterhout, "Corner stitching: a data-structuring technique for vlsi layout tools," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 87-100, 1984.
2. Fook-Luen Heng, Zhan Chen, and Gustavo E.Tellez, "A VLSI artwork legalization technique based on a new criterion of minimum layout perturbation," in 1997 International Symposium on Physical Design, 1997, pp. 116-121.
3. CMOS IC layout: concepts, methodologies, and tools, Butterworth-Heinemann, 1999.
4. "Automatic process migration of datapath hard IP libraries," Submitted.
5. John K.Ousterhout, "Corner stitching: A data-structuring technique for VLSI layout tools," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 87-100, 1984.
6. Tom Burd, "Very low power cell library," Tech. Rep., University of California, Berkeley, 1995.
7. David G.Boyer, "Symbolic layout compaction review," in Proceeding of the 25th Design Automation Conference, pp. 383-389.
8. Y.Eric Cho, "A subjective review of compaction," in Proceeding of the 22nd Design Automation Conference, pp. 396-404.
9. M.Y.Hsueh and D.O.Pederson, Computer-aided layout of LSI circuit building-blocks, Ph.D. thesis, Univeristy of California at Berkeley, 1979.
10. Jurgen Doenhardt and Thomas Lengauer, "Algorithm aspects of one-dimensional layout compaction," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987, pp. 863-878.
11. David Marple, "A hierarchy preserving hierarchical compactor," in 27th ACM/IEEE Design Automation Conference, 1990, pp. 375-381.
12. Christopher Kingsley, "A hiererachical, error-tolerant compactor," in 21st Design Automation Conference, 1984, pp. 126-132.