Combinational equivalence checking using satisfiability and recursive learning

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1999, Pages 145-149

  Marques Silva, Joao ^a   Glass, Thomas ^b  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

^b SIEMENS AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALTERNATIVE SOLUTIONS; BOOLEAN SATISFIABILITY; COMBINATIONAL EQUIVALENCE CHECKING; RECURSIVE LEARNING; SATISFIABILITY;

ALGORITHMS; EXHIBITIONS;

PROBLEM SOLVING;

EID: 29244455141     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761110     Document Type: Conference Paper

References (21)

1. R. Bayardo Jr. and R. Schrag, "Using CSP Look-Back Techniques to Solve Real-World SAT Instances," in Proc. of the Nat'l Conf. on Artificial Intelligence, pp. 203-208, July 1997.
2. C. L. Berman and L. H. Trevillyan, "Functional Comparison of Logic Designs for VLSI Circuits," in Proc. of the Int'l Conf. on Computer-Aided Design, pp. 456-459, November 1989.
3. D. Brand, "Verification of Large Synthesized Designs," in Proc. of the Int'l Conf. on Computer-Aided Design, pp. 534-537, November 1993.
4. J. W. Freeman, Improvements to Propositional Satisfiability Search Algorithms, Ph.D. Dissertation, Department of Computer and Information Science, University of Pennsylvania, May 1995.
5. S.-Y. Huang and K.-T. Cheng, Formal Equivalence Checking and Design Debugging, Kluwer Academic Publishers, 1998.
6. J. Jain, R. Mukherjee and M. Fujita, "Advanced Learning Techniques Based on Learning," in Proc. of the Design Automation Conf., pp. 420-426, June 1995.
7. G. Janssen, The Eindhoven BDD Package, Eindhoven University of Technology. (URL: ftp://ftp.ics.ele.tue.nl/pub/users/geert/ bdd.tar.gz.)
8. A. Kuehlmann and F. Krohm, "Equivalence Checking Using Cuts and Heaps," in Proc. of the Design Automation Conf., pp. 263-268, June 1997.
9. W. Kunz, "HANNIBAL: An Efficient Tool for Logic Verification Based on Recursive Learning," in Proc. of the Int'l Conf. on Computer-Aided Design, pp. 538-543, November 1993.
10. W. Kunz and D. Stoffel, Reasoning in Boolean Networks, Kluwer Academic Publishers, 1997.
11. T. Larrabee, "Test Pattern Generation Using Boolean Satisfiability," IEEE Trans. on Computer-Aided Design, vol. 11, no. 1, pp. 4-15, January 1992.
12. S. Malik, A. R. Wang, R. K. Brayton and A. Sangiovanni-Vincentelli, "Logic Verification Using Binary Decision Diagrams in a Logic Synthesis Environment", in Proc. of the Int'l Conf. e on Computer-Aided Design, pp. 6-9, November 1988.
13. J. Marques-Silva and K. A. Sakallah, "GRASP-A New Search Algorithm for Satisfiability," in Proc. of the Int'l Conf. on Computer-Aided Design, pp. 220-227, November 1996. (URL: http:// algos.inesc.pt/grasp/grasp.tar.gz.)
14. J. Marques-Silva, "Improving Satisfiability Algorithms by Using Recursive Learning," in International Workshop on Boolean Problems, September 1998.
15. Y. Matsunaga, "An Efficient Equivalence Checker for Combinational Circuits," in Proc. of the Design Automation Conf., June 1996.
16. S. Panda, F. Somenzi, and B. F. Plessier, "Symmetry detection and dynamic variable ordering of decision diagrams," in Proc. of the Int'l Conf. on Computer-Aided Design, pages 628-631, November 1994. (URL: ftp://vlsi.colorado.edu/pub/cudd-2.2.0.tar.gz.)
17. S. Reddy, W. Kunz and D. Pradhan, "Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment," in Proc. of the Design Automation Conf., pp. 414-419, June 1995.
18. E. Sentovich et al., "Sequential Circuit Design Using Synthesis and Optimization," in Proc. of the Int'l Conf. on Computer Design, VLSI in Computers and Processors, pp. 328-335, October 1992.
19. P. Stephan, R.K. Brayton and A.L. Sangiovanni-Vincentelli, "Combinatorial Test Generation Using Satisfiability", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 9, Sep. 1996.
20. P. Tafertshofer, A. Ganz and M. Henftling, "A SAT-Based Implication Engine for Efficient ATPG, Equivalence Checking, and Optimization of Netlists," in Proc. of the Int'l Conf. on Computer-Aided Design, pp. 648-657, November 1997.
21. H. Zhang, "SATO: An Efficient Propositional Prover," in Proc. of Int'l Conf. on Automated Deduction, pp. 272-275, July 1997.