Power-efficient dual-rate optical transceiver

Applied Optics

Volumn 44, Issue 33, 2005, Pages 7112-7124

  Zuo, Yongrong ^a   Kiamiley, Fouad E ^a   Wang, Xiaoqing ^a   Gui, Ping ^a   Ekman, Jeremy ^a   Wang, Xingle ^a   McFadden, Michael J ^a   Haney, Michael W ^a  

^a UNIVERSITY OF DELAWARE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; ENERGY EFFICIENCY; LASERS; OPTOELECTRONIC DEVICES; PHOTODETECTORS; SAPPHIRE;

CONTROL SIGNALS; OPTICAL TRANSCEIVERS; POWER CONSUMPTION;

TRANSCEIVERS;

EID: 29144502084     PISSN: 1559128X     EISSN: 15394522     Source Type: Journal    
DOI: 10.1364/AO.44.007112     Document Type: Article

References (34)

1. D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chips," Proc. IEEE 88, 728-749 (2000).
2. A. Z. Shang and F. A. P. Tooley, "Digital optical interconnects for networks and computing systems," J. Lightwave Technol. 18, 2086-2094 (2000).
3. M. W. Haney, M. P. Christensen, P. Milojkovic, J. Ekman, P. Chandramani, R. Rozier, F. E. Kiamilev, Y. Liu, and M. Hibbs-Brenner, "Multichip free-space global optical interconnection demonstration with integrated arrays of vertical-cavity surface-emitting lasers and photodetectors," Appl. Opt. 38, 6190-6200 (1999).
4. B. Hawkins and B. Hawthorne, "2.5 Gpbs oxide isolated VCSEL reliability report" (Honeywell International, 2003).
5. L. Chen, M. Li, C. Chang-Hasnain, and K. Lau, "A low-power 1-Gb/s CMOS laser driver for a zero-bias modulated optical transmitter," IEEE Photon. Technol. Lett. 9, 997-999 (1997).
6. R. Tao, M. Berroth, and Z. Wang, "Low power 10 Gbit/s VCSEL driver for optical interconnect," Electron. Lett. 39, 1743-1744 (2003).
7. A. Emami-Neyestanak, D. Liu, G. Keeler, N. Helman, and M. Horowitz, "A 1.6 Gbps, 3mW CMOS receiver for optical communication," in IEEE Symposium on VLSI Circuits (Institute of Electrical and Electronics Engineers, 2002), pp. 84-87.
8. M. Ingels and M. S. J. Steyaert, "A 1-Gb/s, 0.7-m CMOS optical receiver with full rail-to-rail output swing," IEEE J. Solid-State Circuits 34, 971-977 (1999).
9. D. Plant, M. B. Venditti, E. Laprise, J. Faucher, K. Razavi, M. Chateauneuf, A. G. Kirk, and J. S. Ahearn, "256-Channel bidirectional optical interconnect using VCSELs and Photodiodes on CMOS," J. Lightwave Technol 19, 1093-1103 (2001).
10. T. Nagahori and N. Suzuki, "An analog front-end chip set employing an electro-optical mixed design on SPICE for 5-Gb/s/ch parallel optical interconnection," IEEE J. Solid-State Circuits 36, 1984-1991 (2001).
11. O. Qasaimeh, W. Zhou, P. Bhattacharya, D. Huffaker, and D. G. Deppe, "Monolithically integrated low-power phototransceivers for optoelectronic parallel sensing and processing applications," J. Lightwave Technol. 19, 546-552 (2001).
12. A. V. Krishnamoorthy, A. L. Lentine, K. W. Goossen, J. A. Walker, T. K. Woodward, J. E. Ford, G. F. Aplin, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. Dahringer, L. M. F. Chirovsky, and D. A. B. Miller, "3-D integration of MQW modulators over active submicron CMOS circuits: 375 Mb/s transimpedance receiver-transmitter circuit," IEEE Photon. Technol. Lett. 7, 1288-1290 (1995).
13. O. Kibar, D. A. Van Blerkom, C. Fan, and S. C. Esener, "Power minimization and technology comparisons for digital free-space optoelectronic interconnections," J. Lightwave Technol. 17, 546-555 (1999).
14. P. Gui, F. E. Kiamilev, X. Q. Wang, X. L. Wang, M. J. McFadden, M. W. Haney, and C. Kuznia, "A 2-Gb/s 0.5μm CMOS parallel optical transceiver with fast power-on capability," J. Lightwave Technol. 9, 2135-2148 (2004).
15. X. Wang, F. Kiamilev, P. Gui, J. Ekman, G. C. Papen, M. McFadden, M. W. Haney, and C. Kuznia, "A 2-Gb/s optical transceiver with accelerated bit error ratio test capability," J. Lightwave Technol. 32, 2158-2167 (2004).
16. N. Gata, S. Subramaniana, S. Rossa, C. LaBawb, and J. Bond, "Thermal infrared imaging spectrometer (TIRIS) status report," in Infrared Technology & Applications XXIII, B. F. Andresen and M. Strojnik, eds., Proc. SPIE 3061, 284-291 (1997).
17. Canadian Center For Remote Sensing online tutorial: http://www.ccrs.nrcan.gc.ca/ccrs/learn/tutorials/fundam/chapter2/chapter2_2_e. html.
18. P. Flicker, "Airborne imaging technology: today's reality," Directions Mag. (19 April 2004).
19. J. W. Roberts, "Traffic theory and the Internet," IEEE Commun. Mag. 39, 94-99 (2001).
20. M. Roughan, A. Greenberg, C. Kalmanek, M. Rumsewicz, J. Yates, and Y. Zhang, "Experience in measuring Internet backbone traffic variability models, metrics, measurements and meaning," presented at the 18th International Teletraffic Congress, Berlin, Germany, 2003.
21. M. Roughan and C. Kalmanek, "Pragmatic modeling of broadband access traffic," Computer Commun. 26, 804-816 (2003).
22. M. Anis, M. Allam, and M. Elmasry, "Impact of technology scaling on CMOS logic styles," IEEE Trans. Circuits Syst. II 49, 577-588 (2002).
23. J. W. Tschanz, S. G. Narendra, Y. Ye, B.A. Bloechel, S. Borkar, and V. De "Dynamic sleep transistor and body bias for active leakage power control of microprocessor," IEEE J. Solid-State Circuits 38, 1838-1845 (2003).
24. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, 2nd ed. (Pearson Education, 2003), p. 168.
25. J. Tatum and J. Guenter, "Modulating VCSELs" (Honeywell International, 1998).
26. L. Zei, K. Petermann, R. Jäger, and K. J. Ebeling, "Operation range of VCSEL-interconnect links with 'below-threshold' biasing," J. Lightwave Technol. 18, 477-481 (2000).
27. L. P. Chen and K. Y. Lau, "Regime where zero-bias is the low-power solution for digitally modulated laser diodes," IEEE Photon. Technol. Lett. 8, 185-187 (1996).
28. A. Hastings, The Art of Analog Layout (Prentice-Hall, 2001).
29. P. McAdam and B. Goldberg, "UTSi CMOS SOS for mixed signal ICs" (Peregrine Semiconductor Corporation, 2001).
30. Emcore Corporation, "Spec, Oxide Array Die, 1 × 4 3.125 Gb (U-lot), 8685-1402," data sheet (Emcore Corporation, 2001).
31. Emcore Corporation, "Spec, PIN Array Die 1 × 4 3.125 Gb, S8485-1405," data sheet (Emcore Corporation, Albuquerque, 2001).
32. M. Pedram and J. Rabaey, Power Aware Design Methodologies (Kluwer Academic, 2002), Chap. 8.
33. H. Iwai, "CMOS technology-year 2010 and beyond," IEEE J. Solid-State Circuits 34, 357-366 (1999).
34. J. P. UyeMuru, CMOS Logic Circuit Design (Kluwer Academic, 1999), Chap. 3.