Design and performance evaluation of IEEE 802.11a SDR software implemented on a reconfigurable processor

IEICE Transactions on Communications

Volumn E88-B, Issue 11, 2005, Pages 4163-4169

  Akabane, Kazunori ^a   Shiba, Hiroyuki ^a   Matsuf, Munehiro ^a   Kobayashi, Kiyoshi ^b,d   Araki, Katsuhiko ^c,e  

^a NTT Network Innovation Laboratories   (Japan)

^b NTT Access Network Service Systems Laboratories   (Japan)

^c NTT Advanced Technology Corporation   (Japan)

^d IEEE

^e American Institute of Aeronautics and Astronautics AIAA   (United States)

Author keywords

IEEE 802.11a; Reconfigurable processor; Software defined radio; Wireless lAN

Indexed keywords

COMPUTER SOFTWARE; LOCAL AREA NETWORKS; MOBILE TELECOMMUNICATION SYSTEMS; PROGRAM PROCESSORS; RADIO COMMUNICATION; WIRELESS TELECOMMUNICATION SYSTEMS;

IEEE 802.11A; RECONFIGURABLE PROCESSORS; SOFTWARE DEFINED RADIO; WIRELESS LAN;

NETWORK PROTOCOLS;

EID: 29144452119     PISSN: 09168516     EISSN: 17451345     Source Type: Journal    
DOI: 10.1093/ietcom/e88-b.11.4163     Document Type: Article

References (16)

1. H. Harada, "Software defined radio prototype for W-CDMA and IEEE 802.1 la wireless LAN," IEEE VTC'04 Fall, pp.3919-3924, Los Angeles, USA, Nov. 2004.
2. H. Tsurumi, H. Yoshida, S. Otaka, H. Tanimoto, and Y. Suzuki, "Broadband and flexible receiver architecture for software defined radio terminal using direct conversion and low-IF principle," IEICE Trans. Commun., vol.E83-B, no.6, pp.1246-1253, June 2000.
3. H. Harada, Y. Kamio, and M. Fujise, "Multimode software radio system by parameter controlled and telecommunication component block embedded digital signal processing hardware," IEICE Trans. Commun., vol.E83-B, no.6, pp.1217-1228, June 2000.
4. G.D. Jo, M.J. Sheen, S.H. Lee, and K.R. Cho, "A DSP-based reconfigurable SDR platform for 3G systems," IEICE Trans. Commun., vol.E88-B, no.2, pp.678-686, Feb. 2005.
5. H. Shiba, T. Shono, Y. Shirato, I. Toyoda, K. Uehara, and M. Umehira, "Software defined radio prototype for PHS and IEEE 802.11 wireless LAN," IEICE Trans. Commun., vol.E85-B, no.12, pp.2694-2702, Dec. 2002.
6. M. Vorbach and J. Becker, "Reconfigurable processor architectures for mobile phones," IEEE IPDPS 2003, pp.181a-186a, Nice, France, April 2003.
7. J. Glossner, E. Hokenek, and M. Moudgil, "Multi-threaded processor for software-defined radio," SDR Tech. Conf., pp.195-199, San Diego, USA, Nov. 2002.
8. H. Ito, R. Konishi, H. Nakada, H. Tsuboi, Y. Okuyama, and A. Nagoya, "Dynamically reconfigurable logic LSI: PCA-2," IEICE Trans. Inf. & Syst., vol.E87-D, no.8, pp.2011-2020, Aug. 2004.
9. T. Sugawara, K. Ide, and T. Sato, "Dynamically reconfigurable processor implemented with IPFlex's DAPDNA technology," IEICE Trans. Inf. & Syst., vol.E87-D, no.8, pp.1997-2003, Aug. 2004.
10. J. Watson, "Adaptive computing IC technology enables SDR and multifunctionality in next-generation wireless devices," SDR Tech. Conf., pp.185-188, San Diego, USA, Nov. 2002.
11. B. Plunkett and D. Chou, "Computational efficiency: Adaptive computing vs. ASICs," IEEE ICECS 2002, vol.2, pp.819-822, Dubrovnik, Croatia, Sept. 2002.
12. http://www.qstech.com/default.htm
13. ANSI/IEEE Standard 802.1 la, Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, High-speed Physical Layer in the 5 GHz Band, 1999.
14. ANSI/IEEE Standard 802.11, Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, 1999.
15. Y. Hirose, "Research and development for realization of the 4th generation mobile communication systems," Report in Telecommunications Advancement Organization of Japan, 2003.
16. http://www.xilinx.co.jp/cgi-bin/power.tool/power.Virtex2