Single Appearance Schedule with Dynamic Loop Count for Minimum Buffer from Synchronous Dataflow Graphs

CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2005, Pages 157-165

  Oh, Hyunok ^a   Dutt, Nikil ^a   Ha, Soonhoi ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Seoul National University   (South Korea)

Author keywords

Automatic Code Synthesis; Dynamic Loop Count; Memory Optimization; Single Appearance Schedule; Synchronous Dataflow

Indexed keywords

CODES (SYMBOLS); DATA PROCESSING; DATA STORAGE EQUIPMENT; GRAPH THEORY; SCHEDULING;

DATA MEMORY; DYNAMIC LOOP COUNT; MEMORY OPTIMIZATION;

COMPUTER SOFTWARE;

EID: 29144444668     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. COSSAP User's Manual. Synopsys Inc. 700 E. Middlefield Rd. Mountain View,CA94043, USA.
2. http://peace.snu.ac.kr/research/peace.
3. M. Ade, R. Lauwereins, and J. A. Peperstraete. Buffer memory requirements in dsp applications. In IEEE Wkshp. on Rapid System Prototyping, June 1994.
4. M. Ade, R. Lauwereins, and J. A. Peperstraete. Data memory minimization for synchronous data flow graphs emulated on dsp-fpga targets. In DAC, June 1997.
5. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee. Software Synthesis from Dataflow Graphs. Kluwer Academic Publisher, Norwell MA, 1996.
6. S. S. Bhattachayya, P. K. Murthy, and E. A. Lee. Apgan and rpmc: Complementary heuristics for translating dsp block diagrams into efficient software implementations. In Journal of Design Automation for Embedded Systems, volume 2, pages 33-60, January 1997.
7. J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschimitt. Ptolemy: A framework for simulating and prototyping heterogeneous systems. In Int. Journal of Computer Simulation, special issue on Simulation Software Development, volume 4, pages 155-182, April 1994.
8. M. Karczmarek, W. Thies, and S. Amarasinghe. Phased scheduling of stream programs. In LCTES'03, June 2003.
9. M. Ko, P. K. Murthy, and S. S. Bhattacharyya. Compact procedural implementation in DSP software synthesis through recursive graph decomposition. In Proceedings of the International Workshop on Software and Compilers for Embedded Processors, pages 47-61, Amsterdam, The Netherlands, September 2004.
10. R. Lauwereins, M. Engels, J. A. Peperstraete, E. Steegmans, and J. V. Ginderdeuren, Grape: A case tool for digital signal parallel processing. In IEEE ASSP Magazine, volume 7, pages 32-43, April 1990.
11. E. A. Lee and D. G. Messerschmitt. Static scheduling of synchronous dataflow programs for digital signal processing. In IEEE Transaction on Computer, volume C-36, pages 24-35, January 1987.
12. P. K. Murthy and S. S. Bhattacharyya. Shared buffer implementations of signal processing systems using lifetime analysis techniques. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 20, pages 177-198, February 2001.
13. P. K. Murthy, S. S. Bhattachayya, and E. A. Lee. Joint minimization of code and data for synchronous dataflow programs. In Journal of Formal Methods in Systems Design, volume 11, pages 41-70, July 1997.
14. H. Oh and S. Ha. Memory-optimized software synthesis from dataflow program graphs with large size data samples. In EURASIP Journal on Applied Signal Processing, volume 2003, pages 514-529, May 2003.
15. S. Ritz, M. Willems, and H. Meyr. Optimum vectorization of scalable synchronous dataflow graphs. In Proceedings of the International Conference on Application-Specific Array Processors, October 1993.
16. S. Ritz, M. Willems, and H. Meyr. Scheduling for optimum data memory compaction in block diagram oriented software synthesis. In Proceedings of the ICASSP 95, May 1995.
17. W. Sung and S. Ha, Memory efficient software synthesis using mixed coding style from dataflow graph. In IEEE Transaction on VLSI Systems, volume 8, pages 522-526, October 2000.
18. E. Zitzler, J. Teich, and S. S. Bhattacharyya. Evolutionary algorithm based exploration of software schedules for digital signal processors. In Proceedings of the Genetic and Evolutionary Computation Conference, volume 2, pages 1762-1770, Orlando, Florida, USA, 13-17 1999. Morgan Kaufmann.