|
Volumn , Issue , 2005, Pages 315-319
|
A high pipeline and low memory design of JPEG2000 encoder
|
Author keywords
DWT; FPGA; JPEG2000; Tier1; Tier2
|
Indexed keywords
DISCRETE WAVELET TRANSFORM (DWT);
JPEG2000;
TIER1;
TIER2;
COMPUTER ARCHITECTURE;
CONSUMER ELECTRONICS;
DATA STORAGE EQUIPMENT;
ENCODING (SYMBOLS);
FIELD PROGRAMMABLE GATE ARRAYS;
INTEGRATED CIRCUIT LAYOUT;
SAMPLING;
SYNCHRONIZATION;
WAVELET TRANSFORMS;
IMAGE COMPRESSION;
|
EID: 28444488034
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (2)
|
References (8)
|