An evaluation of memory consistency models for shared-memory systems with ILP processors

Operating Systems Review (ACM)

Volumn 30, Issue 5, 1996, Pages 12-23

  Pai, Vijay S ^a   Ranganathan, Parthasarathy ^a   Adve, Sarita V ^a   Harton, Tracy ^a  

^a Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 2842586952     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/248208.237142     Document Type: Review

References (27)

1. S. V. Adve, A. L. Cox, S. Dwarkadas, and W. Zwaenepoel. Replacing Locks by Higher-Level Primitives. Technical Report TR94-237, Computer Science, Rice University, 1994.
2. S. V. Adve and M. D. Hill. A Unified Formalization of Four Shared-Memory Models. IEEE Trans. on Parallel and Distributed Systems, 4(6):613-624, June 1993.
3. A. Agarwal et al. The MIT Alewife Machine: Architecture and Performance. In Proc. of the 22nd ISCA, pages 2-13, 1995.
4. R. Alverson et al. The Tera Computer System. In Proc. of the Intl. Conf. on Supercomputing, pages 1-6, 1990.
5. B. N. Bershad, M. J. Zekauskas, and W. A. Sawdon. The Midway Distributed Shared Memory System. Compcon, 1992.
6. R. G. Covington et al. The Efficient Simulation of Parallel Computer Systems. Intl. Journal of Computer Simulation, 1:31-58, January 1991,
7. F. Dahlgren and P. Stenstrom. Effectiveness of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors. In Proc. of the 1st Intl. Symp. on High Performance Computer Architecture, 1995.
8. K. Gharachorloo et al. Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. In Proc. of the. 17th ISCA, pages 15-26, May 1990.
9. K. Gharachorloo, A. Gupta, and J. Hennessy. Performance Evaluation of Memory Consistency Models for Shared-Memory Multiprocessors. In Proc. of ASPLOS IV, pages 245-257, 1991.
10. K. Gharachorloo, A. Gupta, and J. Hennessy. Two Techniques to Enhance the Performance of Memory Consistency Models. In Proc. of the Intl. Conf. on Parallel Processing, pages 1355-1364, 1991.
11. K. Gharachorloo, A. Gupta, and J. Hennessy. Hiding Memory Latency Using Dynamic Scheduling in Shared-Memory Multiprocessors. In Proc, of the 19th ISCA, pages 22-33, 1992.
12. J. R. Goodman, M. K. Vernon, and P. J. Woest. Efficient Synchronization Primitives for Large-Scale Cache-Coherent Multiprocessors. In Proc. of ASPLOS III, pages 64-75, 1989.
13. A. Gupta et al. Comparative Evaluation of Latency Reducing and Tolerating Techniques. In Proc. of the 18th ISCA, pages 254-263, May 1991.
14. R. Gupta. The Fuzzy Barrier: A Mechanism for High Speed Synchronization of Processors. In Proc. of ASPLOS III, pages 54-63, April 1989.
15. D. Hunt. Advanced Features of the 64-bit PA-8000. Hewlett Packard, 1996.
16. Intel Corporation. Pentium (r) Pro Family Developer's Manual.
17. D. Kroft. Lockup-Free Instruction Fetch/Prefetch Cache Organization. In Proc. of the 8th ISCA, pages 81-87, 1981.
18. L. Lamport. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. IEEE Trans, on Computers, C-28(9):690-691, September 1979.
19. MIPS Technologies,Inc. R1000 Microprocestor User's Manual, Version 1.1, January 1996.
20. T. Mowry and A. Gupta. Tolerating Latency Through Software-Controlled Prefetching. JPDC, pages 87-106, June 1991.
21. V. S. Pai, P. Ranganathan, and S. V. Adve. The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodolgy. Technical report, Rice University, July 1996.
22. U. Rajagopalan. The Effects of Interconnection Networks on the Performance of Shared-Memory Multiprocessors. Master's thesis, Rice University, January 1995.
23. M. Rosenblum et al. The Impact of Architectural Trends on Operating System Performance. In Proc. of the 15th Symp. on Operating Systems Principles, pages 285-298, 1995.
24. J. P. Singh, W.-D. Weber, and A. Gupta. SPLASH: Stanford Parallel Applications for Shared-Memory. Computer Architecture News, 20(1):5-44, March 1992.
25. Sparc International. The SPARC Architecture Manual, 1993. Version 9.
26. S. C. Woo et al. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proc. of the 22nd ISCA, pages 24-36, 1995.
27. R. N. Zucker and J.-L. Baer. A Performance Study of Memory Consistency Models. In Proc. of the 19th ISCA, pages 2-12, 1992.