메뉴 건너뛰기




Volumn 41, Issue 23, 2005, Pages 1-2

Compact current-mode loop filter for PLL applications

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CAPACITORS; ELECTRIC CURRENTS; FREQUENCY MULTIPLYING CIRCUITS; MICROPROCESSOR CHIPS; PHASE LOCKED LOOPS; RESISTORS;

EID: 28244465759     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20052781     Document Type: Article
Times cited : (4)

References (7)
  • 1
    • 0037426910 scopus 로고    scopus 로고
    • Adaptive Miller capacitor multiplier for compact on-chip PLL filter
    • Tang, Y., Ismail, M., and Bibyk, S.: ' Adaptive Miller capacitor multiplier for compact on-chip PLL filter ', Electron. Lett., 2003, 39, (1), p. 43-45
    • (2003) Electron. Lett. , vol.39 , Issue.1 , pp. 43-45
    • Tang, Y.1    Ismail, M.2    Bibyk, S.3
  • 2
    • 0032309765 scopus 로고    scopus 로고
    • A fully integrated CMOS DCS-1800 frequency synthesizer
    • Craninckx, J., and Steyaert, M.S.J.: ' A fully integrated CMOS DCS-1800 frequency synthesizer ', IEEE J. Solid-State Circuits, 1998, 33, p. 2054-2065
    • (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 2054-2065
    • Craninckx, J.1    Steyaert, M.S.J.2
  • 4
    • 28144451157 scopus 로고    scopus 로고
    • A self-biased PLL with current-mode filter for clock generation
    • Yan, G.: et al. ' A self-biased PLL with current-mode filter for clock generation ', ISSCC Dig. Tech. Pprs, 2005, p. 420-421
    • (2005) ISSCC Dig. Tech. Pprs , pp. 420-421
    • Yan, G.1
  • 5
    • 0033280776 scopus 로고    scopus 로고
    • A 2-1600-MHz CMOS clock recovery PLL with low-vdd capability
    • Larsson, P.: ' A 2-1600-MHz CMOS clock recovery PLL with low-vdd capability ', IEEE J. Solid-State Circuits, 1999, 34, p. 1951-1960
    • (1999) IEEE J. Solid-State Circuits , vol.34 , pp. 1951-1960
    • Larsson, P.1
  • 6
    • 0029354845 scopus 로고
    • Reduced pull-in time of phase-locked loops using a simple nonlinear phase detector
    • Larsson, P.: ' Reduced pull-in time of phase-locked loops using a simple nonlinear phase detector ', IEE Proc., Commun., 1995, 142, (4), p. 221-226
    • (1995) IEE Proc., Commun. , vol.142 , Issue.4 , pp. 221-226
    • Larsson, P.1
  • 7
    • 3843108991 scopus 로고    scopus 로고
    • Fast locking scheme for PLL frequency synthesisers
    • Liu, L.C., and Li, B.H.: ' Fast locking scheme for PLL frequency synthesisers ', Electron. Lett., 2004, 40, (15), p. 918-920
    • (2004) Electron. Lett. , vol.40 , Issue.15 , pp. 918-920
    • Liu, L.C.1    Li, B.H.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.