Compressing address traces with RECET

2001 IEEE International Workshop on Workload Characterization, WWC 2001

Volumn , Issue , 2001, Pages 120-126

  Ahola, J ^a,b  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

^b VTT TECHNICAL RESEARCH CENTRE OF FINLAND   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS TRACES; CACHE CONFIGURATIONS; EVALUATION TOOL; LOSSLESS COMPRESSION; REAL TIME; STORAGE SPACES;

COMPRESSION RATIO (MACHINERY);

EID: 28244431883     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WWC.2001.990751     Document Type: Conference Paper

References (17)

1. Ahola, J., RECET - A Real-time Cache Evaluation Tool. IEEE International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS'95), January 1995, Durham, N.C., USA, pp. 376-381.
2. Flanagan, J. K., Nelson, B. E., Archibald, J. K., Grimsrud, K., Incomplete Trace Data and Trace Driven Simulation. IEEE International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, January 1993.
3. Borg, A., Kessler, R., Wall, D., Generation and Analysis of Very Long Address Traces. Proc. 17th ISCA, May 1990, Seattle, Washington, Computer Architecture News, vol. 18, no. 2, June 1990, pp. 270-279.
4. Kessler, R. E., Analysis of Multi-Megabyte Secondary Cpu Cache Memories. Ph.D. thesis, University of Wisconsin-Madison, 1991.
5. Flanagan, K., Grimsrud, K., Archibald, J., Nelson, B., BACH: BYU Address Collection Hardware. TR-A150-92.1, ECEn Dept., BYU, January 1992.
6. Agarwal, A., Trace Compaction Using Cache Filtering With Blocking. Technical Report CSL-TR-88-347, Computer Systems Laboratory, Stanford University, December 1987.
7. Laha, S., Patel, J. H., Iyer, R. K., Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems. IEEE Transactions on Computers, vol. 37, no. 11, November 1988, pp. 1325-1336.
8. Ahola, J., RECET A Real-time Cache Evaluation Tool. Licentiate Thesis, Tampere University of Technology, Tampere, Finland, April 1997.
9. Dronamraju, S. K., Balan, S., Morgan, T., System Analysis and Comparison Using SPEC SDM 1. SPEC Newsletter, vol. 3, issue 4, December 1991, pp. 3-8.
10. Hill, M. D., Dinero, Unix -Style Manual Page. The Dinero simulator and documentation are available from Mark Hill, Computer Sciences Dept., University of Wisconsin-Madison.
11. Hill, M. D., Tycho, Unix -style manual page. The Tycho simulator and documentation are available from Mark Hill, Computer Sciences Dept., University of Wisconsin-Madison.
12. Johnson, E.E., PDATS II: improved Compression of Address Traces. Proc. 1999 IEEE International Performance, Computing, and Communications Conference (IPCCC'99), February 1999, Phoenix/Scottdale, Arizona, pp. 72-78.
13. Samples, A. D., Mache: No-Loss Trace Compaction. Performance Evaluation Review, vol. 17, no. 1, May 1989, pp. 89-97.
14. Johnson, E.E., Ha, J., PDATS Lossless Address Trace Compression For Reducing File Size And Access Time. Proc. 1994 IEEE Phoenix Conference on Computers and Communications, April 1994, pp. 213-219.
15. Smith, A. J., Two Methods for the Efficient Analysis of Memory Address Trace Data. IEEE Transactions on Software Engineering, SE-3, no. 1, January 1977, pp. 94-101.
16. Puzak, T. R., Analysis of Cache Replacement Algorithms. Ph. D. Dissertation, University of Massachusetts, Amherst, MA, February 1985.
17. Wang, W-H., Baer, J-L., Efficient Trace-Driven Simulation Methods for Cache Performance Analysis. ACM Transaction on Computer Systems, vol. 9, no. 3, August 1991, pp. 222-241.