Hmap: A fast mapper for EPGAs using extended GBDD hash tables

ACM Transactions on Design Automation of Electronic Systems

Volumn 2, Issue 2, 1997, Pages 135-150

  Yang, Cheng Hsing ^a   Tsai, Chia Chun ^b   Ho, Jan Ming ^c,d   Chen, Sao Jie ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b NATIONAL TAIPEI UNIVERSITY OF TECHNOLOGY   (Taiwan)

^c ACADEMIA SINICA   (Taiwan)

^d INSTITUTE OF INFORMATION SCIENCE   (Taiwan)

Author keywords

Area minimization; Decomposition; Field programmable gate arrays (FPGAs); Technology mapping

Indexed keywords

EID: 27944460068     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/253052.253098     Document Type: Article

References (19)

1. AKERS, S. B. 1978. Binary decision diagrams. IEEE Trans. Comput. C-27, 6 (June), 509-516.
2. BRACE, K., RUDELL, R., AND BRYANT, R. 1990. Efficient implementation of a BDD package. In Proceedings of the 27th ACM/IEEE Design Automation Conference (Orlando, June), 40-45.
3. BROWN, S. D., FRANCIS, R. J., ROSE, J., AND VRANESIC, Z. G. 1992. Field-Programmable Gate Arrays. Kluwer Academic Publishers, Hingham, MA.
4. BRYANT, R. 1986. Graph-based algorithms for Boolean function manipulation. IEEE Trans. Comput. C-35, 8 (Aug.), 677-691.
5. DETJENS, E., GANNOT, G., RUDELL, R., SANGIOVANNI-VINCENTELLI, A., AND WANG, A. R. 1987. Technology mapping in MIS. In Proceedings of the IEEE International Conference on Computer-Aided Design (Santa Clara, Nov.), 116-119.
6. EL GAMAL, A., GREENE, J., REYNERI, J., ROGOYSKI, E., EL AYAT, K. A., AND MOHSEN, A. 1989. An architecture for electrically configurable gate arrays. IEEE J. Solid-State Circuits 24, 2 (April), 394-398.
7. ERCOLANI, S. AND DE MICHELI, G. 1991. Technology mapping for electrically programmable gate arrays. In Proceedings of the 28th ACM/IEEE Design Automation Conference (San Francisco, June), 234-239.
8. GREGORY, D., BARTLETT, K., DE GEUSS, A., AND HACHTEL, G. 1986. Socrates: A system for automatically synthesizing and optimizing combinational logic. In Proceedings of the 23rd ACM/IEEE Design Automation Conference (Las Vegas, June-July), 79-85.
9. KARPLUS, K. 1989. Using if-then-else DAGs for multi-level logic minimization. In Advanced Research in VLSI: Proceedings of the Decennial Caltech Conference on VLSI (Pasadena, March), 101-118.
10. KARPLUS, K. 1991. Amap: A technology mapper for selector-based field-programmable gate arrays. In Proceedings of the 28th ACM/IEEE Design Automation Conference (San Francisco, June), 244-247.
11. KEUTZER, K. 1987. DAGON: Technology binding and local optimization by DAG matching. In Proceedings of the 24th ACM/IEEE Design Automation Conference (Miami Beach, June-July), 341-347.
12. MAILHOT, F. AND DE MICHELI, G. 1990. Technology mapping using Boolean matching and don't care sets. In Proceedings of the IEEE European Conference on Design Automation (Glasgow, Scotland, March), 212-216.
13. MAILHOT, F. AND DE MICHELI, G. 1993. Algorithms for technology mapping based on binary decision diagrams and on Boolean operations. IEEE Trans. Comput. Aided Des. 12, 5 (May), 599-620.
14. MEHENDALE, M. 1993. MIM: Logic module independent technology mapping for design and evaluation of antifuse-based FPGAs. In Proceedings of the 30th ACM/IEEE Design Automation Conference (Dallas, June), 219-223.
15. MEHENDALE, M., SHAW, C. H., AND WILMOTH, D. 1992. ALFA: Automatic library generation for logic module based FPGAs. In Proceedings of the First International ACM/SIGDA Workshop on FPGAs (Berkeley, Feb.).
16. MURGAI, R., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1992, An improved synthesis algorithm for multiplexer-based FPGAs. In Proceedings of the 29th ACM/IEEE Design Automation Conference (Anaheim, June), 380-386.
17. MURGAI, R., NISHIZAKI, Y., SHENOY, N., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1990. Logic synthesis for programmable gate arrays. In Proceedings of the 27th ACM/IEEE Design Automation Conference (Orlando, June), 620-625.
18. RUDELL, R. 1989. Logic synthesis for VLSI design. Ph.D. Thesis, U.C. Berkeley, April, and Memorandum UCB/ERL M89/49.
19. SANGIOVANNI-VINCENTELLI, A., EL GAMAL, A., AND ROSE, J. 1993. Synthesis methods for field programmable gate arrays. Proc. IEEE 81, 7 (July), 1057-1083.