Intelligent memory manager: Reducing cache pollution due to memory management functions

Journal of Systems Architecture

Volumn 52, Issue 1, 2006, Pages 41-55

  Rezaei, Mehran ^a,b   Kavi, Krishna M ^a,c  

^a UNIVERSITY OF NORTH TEXAS   (United States)

^b The University of Texas at Arlington   (United States)

^c Center for Advanced Research and Technology   (United States)

Author keywords

Address ordered binary tree; Intelligent memories; Memory latency; Memory management; Segregated free lists

Indexed keywords

ADDRESS ORDERED BINARY TREE; INTELLIGENT MEMORIES; MEMORY LATENCY; MEMORY MANAGEMENT; SEGMENTED FREE LISTS;

BINARY CODES; BUFFER STORAGE; COMPUTER SYSTEMS; DATA STORAGE EQUIPMENT; PROGRAM PROCESSORS; STORAGE ALLOCATION (COMPUTER);

INTELLIGENT AGENTS;

EID: 27844457667     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2005.02.004     Document Type: Article

References (34)

1. S.E. Abdullahi, and G.A. Ringwood Garbage collection the Internet: a survey of distributed garbage collection ACM Computing Surveys 30 3 1998 330 373
2. A. Agarwal, B.-H. Lim, D. Kranz, J. Kubiatosicz, APRIL: A Processor architecture for multiprocessing, in: Proceeding of the 17th ISCA, May 1990, pp. 104-114.
3. E.D. Berger, B.G. Zorn, K.S. McKinley, Comparing high performance memory allocators, in: Proceedings of the PLDI'01, June 2001, pp. 114-124.
4. B. Lu, Embedded DRAM: how can we do it right? A presentation given on 15th december 2000 in Dallas, Chapter of IEEE Solid State Circuit Society, Available from: 〈http://www.infineon.com/edram〉.
5. R. Boyed-Merrit, What will be the legacy of RISC? An Interview with D.A. Patterson, EETIMES, Issue 953, 12 May 1997.
6. T.-F. Chen, and J.-L. Baer Effective hardware-based data prefetching for high-performance processors IEEE Transactions on Computers 44 5 1995 609 623
7. C. Crowley Operating System: a Design-oriented Approach first ed. 1997 IRWIN Publisher
8. V. Cuppu High-performance DRAMs in workstation environements IEEE Transactions on Computer 50 11 2001 1133 1153
9. A. Eustance, A. Srivastava, ATOM: A flexible interface for building high performance program analysis tools, Western Research Laboratory, TN-44, 1994.
10. J.L. Hennessy, and D.A. Patterson Computer Architecture: a Quantitative Approach third ed. 2002 Morgan Kaufmann Publishers UK
11. J.L. Henning SPEC CPU2000: Measuring CPU performance in the new millennium IEEE Computer 33 7 2000 28 35
12. K. Itoh Limitation and challenges of multigiga bit DRAM chip design IEEE Journal of Solid-State Circuits 32 5 1997 624 633
13. M.S. Jonhnstome, P.R. Wilson, The memory fragmentation problem: solved? in: Proceedings of ISMM 1998, October 1998, pp. 26-36.
14. K.M. Kavi, M. Rezaei, R. Cytron, An efficient memory management technique that improves localities, in: Proceedings of 8th ADCOM, December 2000, pp. 87-94.
15. R.E. Kessler The alpha 21264 microprocessor IEEE Micro 19 2 1999 24 36
16. K.C. Knowlton A fast storage allocator Communications of the ACM 1965 623 625
17. D.E. Knuth The Art of Computer Programming third ed. Fundamental algorithm vol. 1 1997 Addison-Wesley
18. D. Lea, A memory allocator, Available from: 〈http://g.oswego.edu/dl/ html/malloc.html〉.
19. C.-K. Luk, T.C. Mowry, Compiler-based prefetching for recursive data structures, in: Proceedings of 7th ASPLOS, October 1996, pp. 222-233.
20. C.-K. Luk, T.C. Mowry, Memory forwarding: enabling aggressive layout optimizations by guaranteeing the safety of data relocation, in: Proceedings of 26th ISCA, May 1999, pp. 89-99.
21. T. McDonald, Researchers claim new chip technology beats Moore's law, NEWSFACTOR Network, 28 June 2002.
22. T.C. Mowry, Tolerating latency through software-controlled data prefetching, PhD thesis, Stanford University, March 1994.
23. T.C. Mowry, S.R. Ramkissoon, Software-controlled multithreading using informing memory operations, in: Proceedings of 6th HPCA, January 2002.
24. Y. Nunomure, T. Shimizu, and O. Tomisawa M32R/D-Integrating DRAM and microprocessor IEEE Micro 17 6 1997 40 48
25. M. Oskin, F.T. Chong, T. Sherwood, Active Pages: a computation model for intelligent memory, in: Proceedings of 25th ISCA, April 1998, pp. 192-203.
26. D.A. Patterson A case for intelligent RAM IEEE Micro 17 2 1997 34 44
27. M. Rezaei, K.M. Kavi, A new implementation for memory management, in: Proceedings of IEEE SoutheastCon'00, April 2000.
28. M. Rezaei, R.K. Cytron, Segregated binary tree: decoupling memory manager, in: Proceedings of MEDEA'00-TCCA Newsletter January 2001, October 2000.
29. A. Roth, G.S. Sohi, Effective jump-pointer prefetching for linked data structures, in: Proceedings of 26th ISCA, May 1999, pp. 111-121.
30. C.J. Stephenson, Fast fit: new methods for dynamic storage allocation, in: Proceedings of 9th SOSP, October 1983, pp. 30-32.
31. D.M. Tullsen et al., Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading process, in: Proceedings of 23rd ISCA, May 1996, pp. 191-202.
32. P.R. Wilson et al., Dynamic storage allocation: a survey and critical review, in: Proceedings of 1995 International Workshop on Memory Management, Kinross, Scotland, Springer-Verlag LNCS 986, pp. 1-116.
33. D.S. Wise, The double buddy-system, Technical Report 79, Computer Science Department, Indian University, December 1979.
34. B. Zorn, Available from: 〈www.cs.colorado.edu/~zorn/Malloc. html#bsd〉.