Improving superword level parallelism support in modern compilers

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2005, Pages 303-308

  Tenllado, Christian ^a   Piñuel, Luis ^a   Prieto, Manuel ^a   Tirado, Francisco ^a   Catthoor, F ^b  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b IMEC   (Belgium)

Author keywords

Automatic Vectorization; FIR; Superword Level Parallelism

Indexed keywords

ALGORITHMS; EMBEDDED SYSTEMS; MULTIMEDIA SYSTEMS; PROBLEM SOLVING; SIGNAL PROCESSING; VECTOR QUANTIZATION;

AUTOMATIC VECTORIZATION; FIR; SUPERWORD LEVEL PARALLELISM;

PROGRAM COMPILERS;

EID: 27644589117     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1084834.1084909     Document Type: Conference Paper

References (13)

1. Arm11 family. http://www.arm.com/products/CPUs/families/ARM11Family.html.
2. A. Bik, M. Girkar, P. Grey, and X. Tian. Efficient exploitation of parallelism on pentium iii and pentium 4 processor-based systems. Intel Technology Journal, 2001.
3. I. Corpation. Intel c/c++ and intel fortran compilers for linux. Available at http://www.intel.com/software/products/compilers.
4. S. Fuller. Motorola's AltiVec technology. Technical Report ALTIVECWP/D, MOTOROLA, 1998.
5. H. P. Hofstee. Power efficient processor architecture and the cell processor. In HPCA, pages 258-262, 2005.
6. M. Kandemir, A. Choudhary, N. Shenoy, P. Banerjee, and J. Ramanujam. A linear algebra framework for automatic determination of optimal data layouts. IEEE Transactions on Parallel and Distributed Systems, 10(2):115-135, February 1999.
7. A. Krull and S. Lelait. Compilation techniques for multimedia processors. Int. Journal on Parallel Programing, 28(4), 2000.
8. K. Krowell. Cell moves into the limelight. Microprocessor Report, (2/14/05-01), February 2005.
9. S. Larsen and S. Amarasinghe. Exploiting superword level parallelism with multimedia instruction sets. ACM SIGPLAN Notices, 35(5):145-156, 2000.
10. S. Larsen, E. Witchel, and S. Amarasinghe. Techniques for increasing and detecting memory alignment. Technical Report MIT-LCS-TM-621, MIT, USA, 2003.
11. J. Shin, J. Chame, and M. W. Hall. Compiler-controlled caching in superword register files for multimedia extension architectures. In Int. Conf. on Parallel Architectures and Compiler Techniques, pages 45-55, 2002.
12. S. T. Thakkar and T. Huff. Internet streaming simd extensions. Computer, 32(12):26-34, 1999.
13. H. Zima and B. Chapman. Supercompilers for Parallel and Vector Computers. Addison-Wesley, Massachusetts, USA, 1991.