Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2005, Pages 87-92

  Ozturk, Ozcan ^a   Kandemir, Mahmut ^a   Irwin, Mary Jane ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

Chip multiprocessors; Data compression; Optimizing compiler

Indexed keywords

COMPUTER SOFTWARE; DATA COMPRESSION; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; ENERGY UTILIZATION; MULTIPROCESSING SYSTEMS;

CHIP MULTIPROCESSORS; MEMORY SPACE UTILIZATION; OPTIMIZING COMPILER;

STORAGE ALLOCATION (COMPUTER);

EID: 27644522341     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1084834.1084860     Document Type: Conference Paper

References (22)

1. L. Benini, D. Bruni, A. Macii, and E. Macii. Hardware-assisted data compression for energy minimization in systems with embedded processors. In Proc. DATE 2002, pp. 449-450, 2002.
2. M. Chen and M. L. Fowler. The importance of data compression for energy efficiency in sensor networks. In Proc. 2003 Conference on Information Sciences and Systems, The Johns Hopkins Univ., March 2003.
3. F. Gharsalli, S. Meftali, F. Rousseau, and A. A. Jerraya. Automatic Generation of Embedded Memory Wrapper for Multiprocessor SoC. In Proc. The 39th Design Automation Conference, New Orleans, Louisiana, 1999.
4. M. Kandemir, O. Ozturk, M. J. Irwin, and I. Kolcu. Using data compression to increase energy savings in multi-bank memories. In Proc. 10th International Euro-Par Conference, August 31 - September 3, 2004.
5. M. Kandemir, J. Ramanujam, M. J. Irwin, N. Vijaykrishnan, I. Kadayif and A. Parikh. Dynamic Management of Scratch-Pad Memory Space. In Proc. The 38th Design Automation Conference, Las Vegas, NV, June 2001.
6. V. Krishnan and J. Torrellas. A Chip Multiprocessor Architecture with Speculative Multi-threading. IEEE Transactions on Computers, Special Issue on Multi-threaded Architecture, September 1999.
7. M. Lam, E. Rothberg and M. E. Wolf, The cache performance and optimizations of blocked algorithms. In Proc. The 4th International Conference on Architectural Support for Programming Languages and Operating Systems, 1991, pp. 6374.
8. W. Li. Compiling for NUMA Parallel Machines. Ph.D. Thesis, Computer Science Department, Cornell University, Ithaca, NY, 1993.
9. W. Li and K. Pingali, A singular loop transformation framework based on nonsingular matrices, International Journal of Parallel Programming, April 22(2):183-205, 1994
10. A. Macii, E. Macii, F. Crudo, and R. Zafalon. A new algorithm for energy-driven data compression in VLIW embedded processors. In Proc. DATE 2003, pp. 10024-10029, 2003.
11. MAJC-5200. http://www.sun.com/microelectronics/MAJC/5200wp.html
12. S. Meftali, F. Gharsalli, F. Rousseau, and A. A. Jerraya. An Optimal Memory Allocation for Application-Specific Multiprocessor System-on-Chip. In Proc. The International Symposium on Systems Synthesis, Montreal, Canada, 2001.
13. MP98: A Mobile Processor. http://www.labs.nec.co.jp/MP98/top-e.htm.
14. G. Nemhauser and L. Wolsey. Integer and Combinatorial Optimization, Wiley-Interscience Publications, 1988.
15. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The Case for a Single Chip Multiprocessor. In Proc. ASPLOS, ACM Press, New York, 1996, pp. 2-11.
16. O. Ozturk, M. Kandemir, I. Demirkiran, G. Chen, and M. J. Irwin. Data compression for improving SPM behavior. In Proc. The 41st Design Automation Conference, June 2004.
17. P. R. Panda, N. D. Dutt, and A. Nicolau. Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. In Proc. European Conference on Design and Test, 1997.
18. L. Wang, W. Tembe, and S. Pande. Optimizing on-chip memory usage through loop restructuring for embedded processors. In Proc. The 9th International Conference on Compiler Construction, March 3031 2000, pp. 141156, Berlin, Germany.
19. M. Wolfe. High Performance Compilers for Parallel Computing, Addison-Wesley Publishing Company, 1996.
20. Xpress-MP, http://www.dashoptimization.com/pdf/Mosell.pdf, May 2002.
21. R. Xu, Z. Li, C. Wang, and P. Ni. Impact of data compression on energy consumption of wireless-networked handheld devices. In Proc. 23rd International Conference on Distributed Computer Systems, May 2003.
22. Y. Zhang and R. Gupta. Enabling partial cache line prefetchin through data compression. In Proc. International Conference on Parallel Processing, Taiwan, October 2003.