A Multi-Stage Approach to Fault Identification Using Fault Tuples

Conference Proceedings from the International Symposium for Testing and Failure Analysis

Volumn 2003-November, Issue , 2003, Pages 496-505

  Desineni, R ^a   Vogels, T J ^a   Dwarakanath, K N ^a   Zanon, T ^a   Blanton, R D ^a   Maly, W ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FAILURE ANALYSIS;

CALLOUTS; FAULT IDENTIFICATIONS; FAULT MODEL; FAULT TYPES; FAULTS DIAGNOSIS; GENERALIZED METHOD; LOGIC LEVELS; MULTISTAGE APPROACH; TEST PATTERN; TWO-LINE;

COMPUTER CIRCUITS;

EID: 27644458331     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.31399/asm.cp.istfa2003p0496     Document Type: Conference Paper

References (24)

1. D. P. Vallet, IC Failure Analysis: The Importance of Tests and Diagnostics, IEEE Design & Test of Computers, 13, 76-82 (1997)
2. P. Song et al., S/390 G5 CMOS Micorprocessor Diagnostics, IBM Journal Research and Development, 43, 899-913 (1999)
3. T. Bartenstein et al., Diagnosing Combinational Logic Designs Using the Single Location At-a-Time (SLAT) Paradigm, IEEE International Test Conference, 287-296 (2001)
4. R. C. Aitken and P. C. Maxwell, Better Models or Better Algorithms?. Techniques to Improve Fault Diagnosis, Hewlett-Packard Journal, 110-116 (1995)
5. W. Maly et al., Deformations of IC Structure in Test and Yield Learning, IEEE International Test Conference (2003)
6. Y. Gong and S. Chakravarty, Locating Bridging Faults using Dynamically Computed Stuck-At Dictionaries, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17, 876-887 (1998)
7. S. D. Millman, E. J. McCluskey and J. M. Acken, Diagnosing CMOS Bridging Faults with Stuck-at Fault Dictionaries, IEEE International Test Conference, 860-870 (1990)
8. D. B. Lavo et al., Diagnosing Realistic Bridging Defects with Single Stuck-At Information, IEEE Transactions on Computer-Aided Design, 17, 255-268 (1998)
9. S. Venkataraman and S. B. Drummonds, A Technique for Logic Fault Diagnosis of Interconnect Open Defects, IEEE VLSI Test Symposium, 313-318 (2000)
10. S. Venkataraman and S. B. Drummonds, Poirot: A Logic Fault Diagnosis Tool and Its Applications, IEEE International Test Conference, 253-261 (2000)
11. Y. Sato et al., A persistent Diagnostic Technique for Unstable Defects, IEEE International Test Conference, 242-249 (2002)
12. D. B. Lavo, I. Hartanto and T. Larrabee, Multiplets, Models, and the Search for Meaning: Improving Per-Test Fault Diagnosis, IEEE International Test Conference, 250-259 (2002)
13. S. B. Drummonds et al., Bridging the Gap Between Logical Diagnosis and Physical Analysis, IEEE International Workshop on Defect Based Testing (DBT'2002) (2002)
14. R. D. (Shawn) Blanton, U. S. Patent Application No. 09/866, 357, filed May 25 (2001)
15. K. N. Dwarakanath and R. D. Blanton, Universal Fault Simulation Using Fault Tuples, 37th Design Automation Conference, 786-789 (2000)
16. R. Desineni, K. N. Dwarakanath and R. D. Blanton, Universal Test Generation Using Fault Tuples, IEEE International Test Conference, 812-819 (2000)
17. R. D. Blanton et al., Fault Tuples in Diagnosis of Deep Sub-Micron Circuits, IEEE International Test Conference, 233-241 (2002)
18. M. Abramovici, M. A. Breuer and A. D. Friedman, Digital Systems Testing and Testable Design, Piscataway, NJ: IEEE Press, p.289 (1990)
19. T. J. Vogels, W. Maly and R. D. Blanton, Progressive Bridge Identification, IEEE International Test Conference (2003)
20. J. K. Ousterhout et al., The Magic VLSI Layout System, IEEE Design and Test of Computers, 2 (1995)
21. F. Brglez and H. Fujiwara, A Neutral Netlist of 10 Combinational Benchmark Designs and a Special Translator in Fortran, IEEE International Symposium on Circuits and Systems, 695-698 (1985)
22. Panel at ITC99, ITC99 Benchmark Circuits - Preliminary Results, IEEE International Test Conference, 1125-1130 (1999)
23. Alliance CAD system, LIP6 laboratory of the Pierre et Marie Curie University (Paris VI, France), http://wwwasim. lip6.fr/alliance/
24. TTL Databook, Texas Instrument, Dallas, TX.