메뉴 건너뛰기




Volumn 2, Issue , 2005, Pages 1322-1325

Wafer-level integration technology of surface mount devices using automatic parts alignment technology with vibration

Author keywords

Deep Reactive Ion Etching; MEMS; Multi Chip Module; Surface Mount Devices

Indexed keywords

DEEP REACTIVE ION ETCHING; MEMS; MULTI CHIP MODULE; SURFACE MOUNT DEVICES;

EID: 27544488867     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SENSOR.2005.1497324     Document Type: Conference Paper
Times cited : (7)

References (4)
  • 2
    • 0036503668 scopus 로고    scopus 로고
    • Capacity limits and matching properties of integrated capacitors
    • March
    • Roberto Aparicio and Ali Hajimiri, "Capacity Limits and Matching Properties of Integrated Capacitors", IEEE J. Solid-State Circuits, vol. 37, pp.384-393, March 2002.
    • (2002) IEEE J. Solid-state Circuits , vol.37 , pp. 384-393
    • Aparicio, R.1    Hajimiri, A.2
  • 3
    • 0031103498 scopus 로고    scopus 로고
    • The modeling, characterization, and design of monolithic inductors for silicon RF IC's
    • March
    • John R. Long and Miles A. Copeland, "The Modeling, Characterization, and Design of Monolithic Inductors for Silicon RF IC's", IEEE J. Solid-State Circuits, vol. 32, pp.357-369, March 1997.
    • (1997) IEEE J. Solid-state Circuits , vol.32 , pp. 357-369
    • Long, J.R.1    Copeland, M.A.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.