-
1
-
-
0036494417
-
ACE4k: An analog I/O 64 × 64 visual microprocessor chip with 7-bit analog accuracy
-
G. Liñán, et al., "ACE4k: An Analog I/O 64 × 64 Visual Microprocessor Chip with 7-bit Analog Accuracy", Int. J. Circuit Theory Applicat., vol. 30, no. 2/3, pp. 89-116, 2002.
-
(2002)
Int. J. Circuit Theory Applicat.
, vol.30
, Issue.2-3
, pp. 89-116
-
-
Liñán, G.1
-
2
-
-
2542574167
-
ACE16k: The third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs
-
May
-
A. Rodríguez-Vázquez et al., "ACE16k: The Third Generation of Mixed-Signal SIMD-CNN ACE Chips Toward VSoCs", IEEE Trans. Circuits Syst. I, vol. 51, no. 5, pp. 851-863, May 2004.
-
(2004)
IEEE Trans. Circuits Syst. I
, vol.51
, Issue.5
, pp. 851-863
-
-
Rodríguez-Vázquez, A.1
-
3
-
-
0028748043
-
Large-neighborhood templates implementation in discrete-time CNN universal machine with nearest-neighbor connection pattern
-
K. Slot, "Large-neighborhood Templates Implementation in Discrete-Time CNN Universal Machine with Nearest-neighbor Connection Pattern", Proceedings CNNA94, pp. 213-218, 1994.
-
(1994)
Proceedings CNNA94
, pp. 213-218
-
-
Slot, K.1
-
4
-
-
2542633661
-
Implementation of a pixel-level snake algorithm on a CNNUM-based chip set architecture
-
May
-
D.L. Vilariño, Cs. Rekeczky, "Implementation of a Pixel-Level Snake Algorithm on a CNNUM-based Chip Set Architecture", IEEE Transactions on Circuits and Systems-I, vol. 51, no. 5, pp. 885-891, May 2004.
-
(2004)
IEEE Transactions on Circuits and Systems-I
, vol.51
, Issue.5
, pp. 885-891
-
-
Vilariño, D.L.1
Rekeczky, C.2
-
5
-
-
27144532154
-
On the one-quadrant template design in a high gain CNN model
-
V.M. Brea, D.L. Vilariño, A. Paasio, D. Cabello, "On the One-Quadrant Template Design in a High Gain CNN Model", Proceedings CNNA2004, pp. 279-284, 2004.
-
(2004)
Proceedings CNNA2004
, pp. 279-284
-
-
Brea, V.M.1
Vilariño, D.L.2
Paasio, A.3
Cabello, D.4
-
6
-
-
27144533236
-
VLSI implementation of a binary CNN: First measurement results
-
J. Flak, M. Laiho, A. Paasio, K. Halonen, "VLSI Implementation of a Binary CNN: First Measurement Results", Proceedings CNNA2004, pp. 129-134, 2004.
-
(2004)
Proceedings CNNA2004
, pp. 129-134
-
-
Flak, J.1
Laiho, M.2
Paasio, A.3
Halonen, K.4
-
7
-
-
2542525525
-
Design of the processing core of a mixed-signal CMOS DTCNN chip for pixel-level snakes
-
May
-
V.M. Brea, D.L. Vilariño, A. Paasio, D. Cabello, "Design of the Processing Core of a Mixed-Signal CMOS DTCNN Chip for Pixel-Level Snakes", IEEE Transactions on Circuits and Systems-I, vol. 51, no. 5, pp. 997-1013, May 2004.
-
(2004)
IEEE Transactions on Circuits and Systems-I
, vol.51
, Issue.5
, pp. 997-1013
-
-
Brea, V.M.1
Vilariño, D.L.2
Paasio, A.3
Cabello, D.4
-
8
-
-
0032600086
-
CNN template robustness with different output nonlinearities
-
A. Paasio et al., "CNN Template Robustness with Different Output Nonlinearities", International Journal of Circuit Theory and Applications, vol. 27, pp. 87-102, 1999.
-
(1999)
International Journal of Circuit Theory and Applications
, vol.27
, pp. 87-102
-
-
Paasio, A.1
-
9
-
-
27144434423
-
-
Analogical, Computer Neural Computing Laboratory, and Hungarian Academy of Science, Automation Institute (MTA SzTAKI). "CNN Software Library (CSL)". http://lab.analogic.sztaki.hu/Candy/csl.html.
-
CNN Software Library (CSL)
-
-
|