-
1
-
-
0014814325
-
Space/time trade-offs in hash coding with allowable errors
-
July
-
B. H. Bloom. Space/time trade-offs in hash coding with allowable errors. Communications of the ACM, 13(7):422-426, July 1970.
-
(1970)
Communications of the ACM
, vol.13
, Issue.7
, pp. 422-426
-
-
Bloom, B.H.1
-
3
-
-
0042631047
-
Better verification through symmetry
-
Ottawa, Canada, Elsevier Science Publishers B.V., Amsterdam, Netherland
-
C.N. Ip and D.L. Dill. Better verification through symmetry. In Computer Hardware Description Languages and their Applications, pages 87-100, Ottawa, Canada, 1993. Elsevier Science Publishers B.V., Amsterdam, Netherland.
-
(1993)
Computer Hardware Description Languages and Their Applications
, pp. 87-100
-
-
Ip, C.N.1
Dill, D.L.2
-
5
-
-
85000992227
-
Fast and accurate bitstate verification for SPIN
-
Barcelona, Spain, April
-
P. C. Dillinger and P. Manolios. Fast and accurate bitstate verification for SPIN. In 11th SPIN Workshop, Barcelona, Spain, April 2004.
-
(2004)
11th SPIN Workshop
-
-
Dillinger, P.C.1
Manolios, P.2
-
6
-
-
85029430850
-
Exploiting symmetry in temporal logic model checking
-
June
-
E.M. Clarke, T. Filkorn, and S. Jha. Exploiting symmetry in temporal logic model checking. In CAV'93, pages 450-461, June 1993.
-
(1993)
CAV'93
, pp. 450-461
-
-
Clarke, E.M.1
Filkorn, T.2
Jha, S.3
-
8
-
-
0034206002
-
Summary cache: A scalable wide-area Web cache sharing protocol
-
L. Fan, P. Cao, J. Almeida, and A. Z. Broder. Summary cache: a scalable wide-area Web cache sharing protocol. IEEE/ACM Transactions on Networking, 8(3):281-293, 2000.
-
(2000)
IEEE/ACM Transactions on Networking
, vol.8
, Issue.3
, pp. 281-293
-
-
Fan, L.1
Cao, P.2
Almeida, J.3
Broder, A.Z.4
-
11
-
-
33845196815
-
Partial order reduction of the state space
-
Montrèal, Quebec
-
G. Holzmann and D. Peled. Partial order reduction of the state space. In First SPIN Workshop, Montrèal, Quebec, 1995.
-
(1995)
First SPIN Workshop
-
-
Holzmann, G.1
Peled, D.2
-
13
-
-
6344262665
-
An analysis of bitstate hashing
-
Warsaw, Poland, Chapman & Hall
-
G. J. Holzmann. An analysis of bitstate hashing. In Proc. 15th Int. Confon Protocol Specification, Testing, and Verification, INWG/IFIP, pages 301-314, Warsaw, Poland, 1995. Chapman & Hall.
-
(1995)
Proc. 15th Int. Confon Protocol Specification, Testing, and Verification, INWG/IFIP
, pp. 301-314
-
-
Holzmann, G.J.1
-
15
-
-
0003657590
-
-
Sorting and Searching. Addison Wesley Longman Publishing Co., Inc., 2nd edition
-
D. E. Knuth. The Art of Computer Programming, volume 3: Sorting and Searching. Addison Wesley Longman Publishing Co., Inc., 2nd edition, 1997.
-
(1997)
The Art of Computer Programming
, vol.3
-
-
Knuth, D.E.1
-
17
-
-
35048881296
-
Exploiting transition locality in the disk based Murphi verifier
-
G. Penna, B. Intrigola, E. Tronci, and M. Zilli. Exploiting transition locality in the disk based Murphi verifier. In 4th International Conference on Formal Methods in Computer Aided Verification, pages 202-219, 2002.
-
(2002)
4th International Conference on Formal Methods in Computer Aided Verification
, pp. 202-219
-
-
Penna, G.1
Intrigola, B.2
Tronci, E.3
Zilli, M.4
-
18
-
-
35048872486
-
Improved probabilistic verification by hash compaction
-
P. Camurati and H. Eveking, editors, Correct Hardware Design and Verification Methods, IFIP WG 10.5 Advanced Research Working Conference, CHARME'95, Springer-Verlag
-
U. Stern and D. L. Dill. Improved probabilistic verification by hash compaction. In P. Camurati and H. Eveking, editors, Correct Hardware Design and Verification Methods, IFIP WG 10.5 Advanced Research Working Conference, CHARME'95, volume 987 of LNCS, pages 206-224. Springer-Verlag, 1995.
-
(1995)
LNCS
, vol.987
, pp. 206-224
-
-
Stern, U.1
Dill, D.L.2
-
19
-
-
0005413803
-
A new scheme for memory-efficient probabilistic verification
-
Kaiserslautem Germany, October 8-11
-
U. Stern and D. L. Dill. A new scheme for memory-efficient probabilistic verification. In IFIP TC6/WG6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols, and Protocol Specification, Testing, and Verification, pages 333-348, 1996. Kaiserslautem Germany, October 8-11.
-
(1996)
IFIP TC6/WG6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols, and Protocol Specification, Testing, and Verification
, pp. 333-348
-
-
Stern, U.1
Dill, D.L.2
-
23
-
-
84958641324
-
Model checking TLA+ specifications
-
L. Pierre and T. Kropf, editors, Correct Hardware Design and Verification Methods, CHARME'99, Springer-Verlag
-
Y. Yu, P. Manolios, and L. Lamport. Model checking TLA+ specifications. In L. Pierre and T. Kropf, editors, Correct Hardware Design and Verification Methods, CHARME'99, volume 1703 of LNCS, pages 54-66. Springer-Verlag, 1999.
-
(1999)
LNCS
, vol.1703
, pp. 54-66
-
-
Yu, Y.1
Manolios, P.2
Lamport, L.3
|