Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 52, Issue 9, 2005, Pages 563-567

  Lee, Hoi ^a,b   Mok, Philip K T ^a   Leung, Ka Nang ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

^b The University of Texas at Dallas   (United States)

Author keywords

Amplifiers; analog driver; low dropout regulator (LDO); slew rate; slew rate enhancement (SRE) circuit; transient responses

Indexed keywords

AMPLIFIERS (ELECTRONIC); COMPUTER SIMULATION; OPTIMIZATION; TRANSISTORS;

ANALOG DRIVER; LOW DROPOUT REGULATOR; SLEW RATE; SLEW RATE ENHANCEMENT; TRANSIENT RESPONSES;

CMOS INTEGRATED CIRCUITS;

EID: 26844518030     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2005.850781     Document Type: Article

References (13)

1. D. D. Buss, “Technology in the Internet age,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA, Feb. 2002, pp. 18–21.
2. G. A. Rincon-Mora and P. E. Allen, “A low-voltage, low quiescent current, low drop-out regulator,” IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 36–44, Jan. 1998.
3. K. N. Leung and P. K. T. Mok, “A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation,” IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1691–1702, Oct. 2003.
4. S. K. Lau, K. N. Leung, and P. K. T. Mok, “Analysis of low-dropout regulator topologies for low-voltage regulation,” in Proc. IEEE Conf. Electron Devices and Solid-State Circuits, Hong Kong, Dec. 2003, pp. 379–382.
5. J. Ramirez-Angulo, “A novel slew-rate enhancement technique for one stage operational amplifiers,” in Proc. IEEE Midwest Symp. Circuits and Systems, Ames, IA, Aug. 1996, pp. 11–13.
6. R. Klinke, B. J. Hosticka, and H. J. Pfleiderer, “A very-high-slew-rate CMOS operational amplifier,” IEEE J. Solid-State Circuits, vol. 24, no. 6, pp. 744–746, Jun. 1989.
7. K. S. Yoon, “A CMOS digitally programmable slew-rate operational amplifier,” IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol. 42, no. 11, pp. 738–741, Nov. 1995.
8. M. G. Degrauwe, J. Rijmenants, E. A. Vittoz, and J. J. D. Man, “Adaptive biasing CMOS amplifiers,” IEEE J. Solid-State Circuits, vol. SC-17, no. 6, pp. 522–528, Jun. 1982.
9. K. Nagaraj, “CMOS amplifiers incorporating a novel slew rate enhancement circuit,” in Proc. IEEE Custom Integrated Circuits Conf., 1990, pp. 11.6.1-11.6.5.
10. S. Baswa, A. J. López-Marín, R. G. Carvajal, and J. Ramirez-Angulo, “Low-voltage power-efficient adaptive biasing for CMOS amplifiers and buffers,” Electron. Lett., vol. 40, no. 4, pp. 217–219, Feb. 2004.
11. H. Lee and P. K. T. Mok, “A CMOS current-mirror amplifier with compact slew rate enhancement circuit for large capacitive load applications,” in Proc. IEEE Int. Symp. Circuits and Systems, vol. I, 2001, pp. 220–223.
12. G. A. Rincon-Mora, “Current-efficient low-voltage low dropout regulators,” Ph.D. dissertation, Georgia Institute of Technology, Atlanta, 1996.
13. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.