메뉴 건너뛰기




Volumn 1522, Issue , 1998, Pages 508-514

Model checking VHDL with CV

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; FORMAL METHODS;

EID: 26544435053     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-49519-3_33     Document Type: Conference Paper
Times cited : (14)

References (7)
  • 1
    • 84949044627 scopus 로고
    • Kluwer, August, Special Issue on VHDL Semantics - Guest Editor: D. BORRIONE
    • R.K. Brayton, E.M. Clarke, and P.A. Subrahmanyam, editors. Formal Methods in System Design, volume 7, (1/2). Kluwer, August 1995. Special Issue on VHDL Semantics - Guest Editor: D. BORRIONE.
    • (1995) Formal Methods in System Design , vol.7 , Issue.1-2
    • Brayton, R.K.1    Clarke, E.M.2    Subrahmanyam, P.A.3
  • 2
    • 0022769976 scopus 로고
    • Graph-based algorithm for boolean function manipulation
    • R.E. Bryant. Graph-based algorithm for boolean function manipulation. IEEE Transactions on Computers, C(35):1035-1044, 1986.
    • (1986) IEEE Transactions on Computers , vol.C , Issue.35 , pp. 1035-1044
    • Bryant, R.E.1
  • 3
    • 0022706656 scopus 로고
    • Automatic verification of finite-state concurrent systems using temporal logic specifications
    • April
    • E.M. Clarke, E.A. Emerson, and A.P. Sistla. Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Transactions on Programming Languages and Systems, 8(2):244-263, April 1986.
    • (1986) ACM Transactions on Programming Languages and Systems , vol.8 , Issue.2 , pp. 244-263
    • Clarke, E.M.1    Emerson, E.A.2    Sistla, A.P.3
  • 4
    • 0346420327 scopus 로고
    • Symbolic computation of the valid states of a sequential machine: Algorithms and discussion
    • Miami, ACM/IFIP WG10.2
    • O. Coudert and J.-C. Madre. Symbolic computation of the valid states of a sequential machine: algorithms and discussion. In International workshop on formal methods for correct VLSI design, Miami, January 1991. ACM/IFIP WG10.2.
    • (1991) International Workshop on Formal Methods for Correct VLSI Design , vol.January
    • Coudert, O.1    Madre, J.-C.2
  • 5
    • 84893817018 scopus 로고
    • Semantics of a verification-oriented subset of VHDL
    • In P.E. Camurati and H. Eveking, editors, of Lecture Notes in Computer Science, Frankfurt, Germany, October, Springer Verlag
    • D. Deharbe and D. Borrione. Semantics of a verification-oriented subset of VHDL. In P.E. Camurati and H. Eveking, editors, CHARME’95: Correct Hardware Design and, Verification Methods, volume 987 of Lecture Notes in Computer Science, Frankfurt, Germany, October 1995. Springer Verlag.
    • (1995) CHARME’95: Correct Hardware Design And, Verification Methods , vol.987
    • Deharbe, D.1    Borrione, D.2
  • 7
    • 0007933067 scopus 로고
    • of Series in Engineering and Computer Science. Kluwer Academic Publishers
    • C. Delgado Kloos and P. Breuer, editors. Formal Semantics for VHDL, volume 307 of Series in Engineering and Computer Science. Kluwer Academic Publishers, 1995.
    • (1995) Formal Semantics for VHDL , vol.307
    • Delgado Kloos, C.1    Breuer, P.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.